1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26#include "qemu/osdep.h"
27#include "qapi/error.h"
28#include "qemu-common.h"
29#include "cpu.h"
30#include "hw/sysbus.h"
31#include "hw/hw.h"
32#include "net/net.h"
33#include "hw/block/flash.h"
34#include "sysemu/sysemu.h"
35#include "hw/devices.h"
36#include "hw/boards.h"
37#include "sysemu/block-backend.h"
38#include "exec/address-spaces.h"
39#include "hw/char/xilinx_uartlite.h"
40
41#include "boot.h"
42
43#define LMB_BRAM_SIZE (128 * 1024)
44#define FLASH_SIZE (16 * 1024 * 1024)
45
46#define BINARY_DEVICE_TREE_FILE "petalogix-s3adsp1800.dtb"
47
48#define MEMORY_BASEADDR 0x90000000
49#define FLASH_BASEADDR 0xa0000000
50#define INTC_BASEADDR 0x81800000
51#define TIMER_BASEADDR 0x83c00000
52#define UARTLITE_BASEADDR 0x84000000
53#define ETHLITE_BASEADDR 0x81000000
54
55#define TIMER_IRQ 0
56#define ETHLITE_IRQ 1
57#define UARTLITE_IRQ 3
58
59static void
60petalogix_s3adsp1800_init(MachineState *machine)
61{
62 ram_addr_t ram_size = machine->ram_size;
63 DeviceState *dev;
64 MicroBlazeCPU *cpu;
65 DriveInfo *dinfo;
66 int i;
67 hwaddr ddr_base = MEMORY_BASEADDR;
68 MemoryRegion *phys_lmb_bram = g_new(MemoryRegion, 1);
69 MemoryRegion *phys_ram = g_new(MemoryRegion, 1);
70 qemu_irq irq[32];
71 MemoryRegion *sysmem = get_system_memory();
72
73 cpu = MICROBLAZE_CPU(object_new(TYPE_MICROBLAZE_CPU));
74 object_property_set_str(OBJECT(cpu), "7.10.d", "version", &error_abort);
75 object_property_set_bool(OBJECT(cpu), true, "realized", &error_abort);
76
77
78 memory_region_init_ram(phys_lmb_bram, NULL,
79 "petalogix_s3adsp1800.lmb_bram", LMB_BRAM_SIZE,
80 &error_fatal);
81 memory_region_add_subregion(sysmem, 0x00000000, phys_lmb_bram);
82
83 memory_region_init_ram(phys_ram, NULL, "petalogix_s3adsp1800.ram",
84 ram_size, &error_fatal);
85 memory_region_add_subregion(sysmem, ddr_base, phys_ram);
86
87 dinfo = drive_get(IF_PFLASH, 0, 0);
88 pflash_cfi01_register(FLASH_BASEADDR,
89 NULL, "petalogix_s3adsp1800.flash", FLASH_SIZE,
90 dinfo ? blk_by_legacy_dinfo(dinfo) : NULL,
91 (64 * 1024), FLASH_SIZE >> 16,
92 1, 0x89, 0x18, 0x0000, 0x0, 1);
93
94 dev = qdev_create(NULL, "xlnx.xps-intc");
95 qdev_prop_set_uint32(dev, "kind-of-intr",
96 1 << ETHLITE_IRQ | 1 << UARTLITE_IRQ);
97 qdev_init_nofail(dev);
98 sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, INTC_BASEADDR);
99 sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0,
100 qdev_get_gpio_in(DEVICE(cpu), MB_CPU_IRQ));
101 for (i = 0; i < 32; i++) {
102 irq[i] = qdev_get_gpio_in(dev, i);
103 }
104
105 xilinx_uartlite_create(UARTLITE_BASEADDR, irq[UARTLITE_IRQ],
106 serial_hds[0]);
107
108
109 dev = qdev_create(NULL, "xlnx.xps-timer");
110 qdev_prop_set_uint32(dev, "one-timer-only", 0);
111 qdev_prop_set_uint32(dev, "clock-frequency", 62 * 1000000);
112 qdev_init_nofail(dev);
113 sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, TIMER_BASEADDR);
114 sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, irq[TIMER_IRQ]);
115
116 qemu_check_nic_model(&nd_table[0], "xlnx.xps-ethernetlite");
117 dev = qdev_create(NULL, "xlnx.xps-ethernetlite");
118 qdev_set_nic_properties(dev, &nd_table[0]);
119 qdev_prop_set_uint32(dev, "tx-ping-pong", 0);
120 qdev_prop_set_uint32(dev, "rx-ping-pong", 0);
121 qdev_init_nofail(dev);
122 sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, ETHLITE_BASEADDR);
123 sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, irq[ETHLITE_IRQ]);
124
125 microblaze_load_kernel(cpu, ddr_base, ram_size,
126 machine->initrd_filename,
127 BINARY_DEVICE_TREE_FILE,
128 NULL);
129}
130
131static void petalogix_s3adsp1800_machine_init(MachineClass *mc)
132{
133 mc->desc = "PetaLogix linux refdesign for xilinx Spartan 3ADSP1800";
134 mc->init = petalogix_s3adsp1800_init;
135 mc->is_default = 1;
136}
137
138DEFINE_MACHINE("petalogix-s3adsp1800", petalogix_s3adsp1800_machine_init)
139