1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27#include "hw/register.h"
28
29#define TYPE_XLNX_ZYNQMP_RTC "xlnx-zynmp.rtc"
30
31#define XLNX_ZYNQMP_RTC(obj) \
32 OBJECT_CHECK(XlnxZynqMPRTC, (obj), TYPE_XLNX_ZYNQMP_RTC)
33
34REG32(SET_TIME_WRITE, 0x0)
35REG32(SET_TIME_READ, 0x4)
36REG32(CALIB_WRITE, 0x8)
37 FIELD(CALIB_WRITE, FRACTION_EN, 20, 1)
38 FIELD(CALIB_WRITE, FRACTION_DATA, 16, 4)
39 FIELD(CALIB_WRITE, MAX_TICK, 0, 16)
40REG32(CALIB_READ, 0xc)
41 FIELD(CALIB_READ, FRACTION_EN, 20, 1)
42 FIELD(CALIB_READ, FRACTION_DATA, 16, 4)
43 FIELD(CALIB_READ, MAX_TICK, 0, 16)
44REG32(CURRENT_TIME, 0x10)
45REG32(CURRENT_TICK, 0x14)
46 FIELD(CURRENT_TICK, VALUE, 0, 16)
47REG32(ALARM, 0x18)
48REG32(RTC_INT_STATUS, 0x20)
49 FIELD(RTC_INT_STATUS, ALARM, 1, 1)
50 FIELD(RTC_INT_STATUS, SECONDS, 0, 1)
51REG32(RTC_INT_MASK, 0x24)
52 FIELD(RTC_INT_MASK, ALARM, 1, 1)
53 FIELD(RTC_INT_MASK, SECONDS, 0, 1)
54REG32(RTC_INT_EN, 0x28)
55 FIELD(RTC_INT_EN, ALARM, 1, 1)
56 FIELD(RTC_INT_EN, SECONDS, 0, 1)
57REG32(RTC_INT_DIS, 0x2c)
58 FIELD(RTC_INT_DIS, ALARM, 1, 1)
59 FIELD(RTC_INT_DIS, SECONDS, 0, 1)
60REG32(ADDR_ERROR, 0x30)
61 FIELD(ADDR_ERROR, STATUS, 0, 1)
62REG32(ADDR_ERROR_INT_MASK, 0x34)
63 FIELD(ADDR_ERROR_INT_MASK, MASK, 0, 1)
64REG32(ADDR_ERROR_INT_EN, 0x38)
65 FIELD(ADDR_ERROR_INT_EN, MASK, 0, 1)
66REG32(ADDR_ERROR_INT_DIS, 0x3c)
67 FIELD(ADDR_ERROR_INT_DIS, MASK, 0, 1)
68REG32(CONTROL, 0x40)
69 FIELD(CONTROL, BATTERY_DISABLE, 31, 1)
70 FIELD(CONTROL, OSC_CNTRL, 24, 4)
71 FIELD(CONTROL, SLVERR_ENABLE, 0, 1)
72REG32(SAFETY_CHK, 0x50)
73
74#define XLNX_ZYNQMP_RTC_R_MAX (R_SAFETY_CHK + 1)
75
76typedef struct XlnxZynqMPRTC {
77 SysBusDevice parent_obj;
78 MemoryRegion iomem;
79 qemu_irq irq_rtc_int;
80 qemu_irq irq_addr_error_int;
81
82 uint32_t tick_offset;
83
84 uint32_t regs[XLNX_ZYNQMP_RTC_R_MAX];
85 RegisterInfo regs_info[XLNX_ZYNQMP_RTC_R_MAX];
86} XlnxZynqMPRTC;
87