1
2
3
4
5
6
7
8
9
10
11
12#include "qemu/osdep.h"
13#include "qemu-common.h"
14#include "e500.h"
15#include "hw/boards.h"
16#include "sysemu/device_tree.h"
17#include "hw/pci/pci.h"
18#include "hw/ppc/openpic.h"
19#include "kvm_ppc.h"
20
21static void e500plat_fixup_devtree(PPCE500Params *params, void *fdt)
22{
23 const char model[] = "QEMU ppce500";
24 const char compatible[] = "fsl,qemu-e500";
25
26 qemu_fdt_setprop(fdt, "/", "model", model, sizeof(model));
27 qemu_fdt_setprop(fdt, "/", "compatible", compatible,
28 sizeof(compatible));
29}
30
31static void e500plat_init(MachineState *machine)
32{
33 PPCE500Params params = {
34 .pci_first_slot = 0x1,
35 .pci_nr_slots = PCI_SLOT_MAX - 1,
36 .fixup_devtree = e500plat_fixup_devtree,
37 .mpic_version = OPENPIC_MODEL_FSL_MPIC_42,
38 .has_mpc8xxx_gpio = true,
39 .has_platform_bus = true,
40 .platform_bus_base = 0xf00000000ULL,
41 .platform_bus_size = (128ULL * 1024 * 1024),
42 .platform_bus_first_irq = 5,
43 .platform_bus_num_irqs = 10,
44 .ccsrbar_base = 0xFE0000000ULL,
45 .pci_pio_base = 0xFE1000000ULL,
46 .pci_mmio_base = 0xC00000000ULL,
47 .pci_mmio_bus_base = 0xE0000000ULL,
48 .spin_base = 0xFEF000000ULL,
49 };
50
51
52
53 if (kvm_enabled() && !kvmppc_has_cap_epr()) {
54 params.mpic_version = OPENPIC_MODEL_FSL_MPIC_20;
55 }
56
57 ppce500_init(machine, ¶ms);
58}
59
60static void e500plat_machine_init(MachineClass *mc)
61{
62 mc->desc = "generic paravirt e500 platform";
63 mc->init = e500plat_init;
64 mc->max_cpus = 32;
65 mc->has_dynamic_sysbus = true;
66}
67
68DEFINE_MACHINE("ppce500", e500plat_machine_init)
69