1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17#ifndef VMWARE_UTILS_H
18#define VMWARE_UTILS_H
19
20#include "qemu/range.h"
21#include "vmxnet_debug.h"
22
23
24
25
26
27
28static inline void
29vmw_shmem_read(hwaddr addr, void *buf, int len)
30{
31 VMW_SHPRN("SHMEM r: %" PRIx64 ", len: %d to %p", addr, len, buf);
32 cpu_physical_memory_read(addr, buf, len);
33}
34
35static inline void
36vmw_shmem_write(hwaddr addr, void *buf, int len)
37{
38 VMW_SHPRN("SHMEM w: %" PRIx64 ", len: %d to %p", addr, len, buf);
39 cpu_physical_memory_write(addr, buf, len);
40}
41
42static inline void
43vmw_shmem_rw(hwaddr addr, void *buf, int len, int is_write)
44{
45 VMW_SHPRN("SHMEM r/w: %" PRIx64 ", len: %d (to %p), is write: %d",
46 addr, len, buf, is_write);
47
48 cpu_physical_memory_rw(addr, buf, len, is_write);
49}
50
51static inline void
52vmw_shmem_set(hwaddr addr, uint8_t val, int len)
53{
54 int i;
55 VMW_SHPRN("SHMEM set: %" PRIx64 ", len: %d (value 0x%X)", addr, len, val);
56
57 for (i = 0; i < len; i++) {
58 cpu_physical_memory_write(addr + i, &val, 1);
59 }
60}
61
62static inline uint32_t
63vmw_shmem_ld8(hwaddr addr)
64{
65 uint8_t res = ldub_phys(&address_space_memory, addr);
66 VMW_SHPRN("SHMEM load8: %" PRIx64 " (value 0x%X)", addr, res);
67 return res;
68}
69
70static inline void
71vmw_shmem_st8(hwaddr addr, uint8_t value)
72{
73 VMW_SHPRN("SHMEM store8: %" PRIx64 " (value 0x%X)", addr, value);
74 stb_phys(&address_space_memory, addr, value);
75}
76
77static inline uint32_t
78vmw_shmem_ld16(hwaddr addr)
79{
80 uint16_t res = lduw_le_phys(&address_space_memory, addr);
81 VMW_SHPRN("SHMEM load16: %" PRIx64 " (value 0x%X)", addr, res);
82 return res;
83}
84
85static inline void
86vmw_shmem_st16(hwaddr addr, uint16_t value)
87{
88 VMW_SHPRN("SHMEM store16: %" PRIx64 " (value 0x%X)", addr, value);
89 stw_le_phys(&address_space_memory, addr, value);
90}
91
92static inline uint32_t
93vmw_shmem_ld32(hwaddr addr)
94{
95 uint32_t res = ldl_le_phys(&address_space_memory, addr);
96 VMW_SHPRN("SHMEM load32: %" PRIx64 " (value 0x%X)", addr, res);
97 return res;
98}
99
100static inline void
101vmw_shmem_st32(hwaddr addr, uint32_t value)
102{
103 VMW_SHPRN("SHMEM store32: %" PRIx64 " (value 0x%X)", addr, value);
104 stl_le_phys(&address_space_memory, addr, value);
105}
106
107static inline uint64_t
108vmw_shmem_ld64(hwaddr addr)
109{
110 uint64_t res = ldq_le_phys(&address_space_memory, addr);
111 VMW_SHPRN("SHMEM load64: %" PRIx64 " (value %" PRIx64 ")", addr, res);
112 return res;
113}
114
115static inline void
116vmw_shmem_st64(hwaddr addr, uint64_t value)
117{
118 VMW_SHPRN("SHMEM store64: %" PRIx64 " (value %" PRIx64 ")", addr, value);
119 stq_le_phys(&address_space_memory, addr, value);
120}
121
122
123
124
125
126
127
128
129#define VMW_IS_MULTIREG_ADDR(addr, base, cnt, regsize) \
130 range_covers_byte(base, cnt * regsize, addr)
131
132
133
134
135
136
137#define VMW_MULTIREG_IDX_BY_ADDR(addr, base, regsize) \
138 (((addr) - (base)) / (regsize))
139
140#endif
141