1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21#include "qemu/osdep.h"
22#include "qapi/error.h"
23#include "cpu.h"
24#include "qemu/cutils.h"
25#include "qemu/bswap.h"
26#include "sysemu/sysemu.h"
27#include "hw/arm/omap.h"
28#include "hw/arm/arm.h"
29#include "hw/irq.h"
30#include "ui/console.h"
31#include "hw/boards.h"
32#include "hw/i2c/i2c.h"
33#include "hw/devices.h"
34#include "hw/block/flash.h"
35#include "hw/hw.h"
36#include "hw/bt.h"
37#include "hw/loader.h"
38#include "sysemu/block-backend.h"
39#include "hw/sysbus.h"
40#include "qemu/log.h"
41#include "exec/address-spaces.h"
42
43
44struct n800_s {
45 struct omap_mpu_state_s *mpu;
46
47 struct rfbi_chip_s blizzard;
48 struct {
49 void *opaque;
50 uint32_t (*txrx)(void *opaque, uint32_t value, int len);
51 uWireSlave *chip;
52 } ts;
53
54 int keymap[0x80];
55 DeviceState *kbd;
56
57 DeviceState *usb;
58 void *retu;
59 void *tahvo;
60 DeviceState *nand;
61};
62
63
64#define N8X0_TUSB_ENABLE_GPIO 0
65#define N800_MMC2_WP_GPIO 8
66#define N800_UNKNOWN_GPIO0 9
67#define N810_MMC2_VIOSD_GPIO 9
68#define N810_HEADSET_AMP_GPIO 10
69#define N800_CAM_TURN_GPIO 12
70#define N810_GPS_RESET_GPIO 12
71#define N800_BLIZZARD_POWERDOWN_GPIO 15
72#define N800_MMC1_WP_GPIO 23
73#define N810_MMC2_VSD_GPIO 23
74#define N8X0_ONENAND_GPIO 26
75#define N810_BLIZZARD_RESET_GPIO 30
76#define N800_UNKNOWN_GPIO2 53
77#define N8X0_TUSB_INT_GPIO 58
78#define N8X0_BT_WKUP_GPIO 61
79#define N8X0_STI_GPIO 62
80#define N8X0_CBUS_SEL_GPIO 64
81#define N8X0_CBUS_DAT_GPIO 65
82#define N8X0_CBUS_CLK_GPIO 66
83#define N8X0_WLAN_IRQ_GPIO 87
84#define N8X0_BT_RESET_GPIO 92
85#define N8X0_TEA5761_CS_GPIO 93
86#define N800_UNKNOWN_GPIO 94
87#define N810_TSC_RESET_GPIO 94
88#define N800_CAM_ACT_GPIO 95
89#define N810_GPS_WAKEUP_GPIO 95
90#define N8X0_MMC_CS_GPIO 96
91#define N8X0_WLAN_PWR_GPIO 97
92#define N8X0_BT_HOST_WKUP_GPIO 98
93#define N810_SPEAKER_AMP_GPIO 101
94#define N810_KB_LOCK_GPIO 102
95#define N800_TSC_TS_GPIO 103
96#define N810_TSC_TS_GPIO 106
97#define N8X0_HEADPHONE_GPIO 107
98#define N8X0_RETU_GPIO 108
99#define N800_TSC_KP_IRQ_GPIO 109
100#define N810_KEYBOARD_GPIO 109
101#define N800_BAT_COVER_GPIO 110
102#define N810_SLIDE_GPIO 110
103#define N8X0_TAHVO_GPIO 111
104#define N800_UNKNOWN_GPIO4 112
105#define N810_SLEEPX_LED_GPIO 112
106#define N800_TSC_RESET_GPIO 118
107#define N810_AIC33_RESET_GPIO 118
108#define N800_TSC_UNKNOWN_GPIO 119
109#define N8X0_TMP105_GPIO 125
110
111
112#define BT_UART 0
113#define XLDR_LL_UART 1
114
115
116#define N810_TLV320AIC33_ADDR 0x18
117#define N8X0_TCM825x_ADDR 0x29
118#define N810_LP5521_ADDR 0x32
119#define N810_TSL2563_ADDR 0x3d
120#define N810_LM8323_ADDR 0x45
121
122#define N8X0_TMP105_ADDR 0x48
123#define N8X0_MENELAUS_ADDR 0x72
124
125
126#define N8X0_ONENAND_CS 0
127#define N8X0_USB_ASYNC_CS 1
128#define N8X0_USB_SYNC_CS 4
129
130#define N8X0_BD_ADDR 0x00, 0x1a, 0x89, 0x9e, 0x3e, 0x81
131
132static void n800_mmc_cs_cb(void *opaque, int line, int level)
133{
134
135
136 omap_mmc_enable((struct omap_mmc_s *) opaque, !level);
137}
138
139static void n8x0_gpio_setup(struct n800_s *s)
140{
141 qdev_connect_gpio_out(s->mpu->gpio, N8X0_MMC_CS_GPIO,
142 qemu_allocate_irq(n800_mmc_cs_cb, s->mpu->mmc, 0));
143 qemu_irq_lower(qdev_get_gpio_in(s->mpu->gpio, N800_BAT_COVER_GPIO));
144}
145
146#define MAEMO_CAL_HEADER(...) \
147 'C', 'o', 'n', 'F', 0x02, 0x00, 0x04, 0x00, \
148 __VA_ARGS__, \
149 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
150
151static const uint8_t n8x0_cal_wlan_mac[] = {
152 MAEMO_CAL_HEADER('w', 'l', 'a', 'n', '-', 'm', 'a', 'c')
153 0x1c, 0x00, 0x00, 0x00, 0x47, 0xd6, 0x69, 0xb3,
154 0x30, 0x08, 0xa0, 0x83, 0x00, 0x00, 0x00, 0x00,
155 0x00, 0x00, 0x00, 0x00, 0x1a, 0x00, 0x00, 0x00,
156 0x89, 0x00, 0x00, 0x00, 0x9e, 0x00, 0x00, 0x00,
157 0x5d, 0x00, 0x00, 0x00, 0xc1, 0x00, 0x00, 0x00,
158};
159
160static const uint8_t n8x0_cal_bt_id[] = {
161 MAEMO_CAL_HEADER('b', 't', '-', 'i', 'd', 0, 0, 0)
162 0x0a, 0x00, 0x00, 0x00, 0xa3, 0x4b, 0xf6, 0x96,
163 0xa8, 0xeb, 0xb2, 0x41, 0x00, 0x00, 0x00, 0x00,
164 N8X0_BD_ADDR,
165};
166
167static void n8x0_nand_setup(struct n800_s *s)
168{
169 char *otp_region;
170 DriveInfo *dinfo;
171
172 s->nand = qdev_create(NULL, "onenand");
173 qdev_prop_set_uint16(s->nand, "manufacturer_id", NAND_MFR_SAMSUNG);
174
175 qdev_prop_set_uint16(s->nand, "device_id", 0x48);
176 qdev_prop_set_uint16(s->nand, "version_id", 0);
177 qdev_prop_set_int32(s->nand, "shift", 1);
178 dinfo = drive_get(IF_MTD, 0, 0);
179 if (dinfo) {
180 qdev_prop_set_drive(s->nand, "drive", blk_by_legacy_dinfo(dinfo),
181 &error_fatal);
182 }
183 qdev_init_nofail(s->nand);
184 sysbus_connect_irq(SYS_BUS_DEVICE(s->nand), 0,
185 qdev_get_gpio_in(s->mpu->gpio, N8X0_ONENAND_GPIO));
186 omap_gpmc_attach(s->mpu->gpmc, N8X0_ONENAND_CS,
187 sysbus_mmio_get_region(SYS_BUS_DEVICE(s->nand), 0));
188 otp_region = onenand_raw_otp(s->nand);
189
190 memcpy(otp_region + 0x000, n8x0_cal_wlan_mac, sizeof(n8x0_cal_wlan_mac));
191 memcpy(otp_region + 0x800, n8x0_cal_bt_id, sizeof(n8x0_cal_bt_id));
192
193}
194
195static qemu_irq n8x0_system_powerdown;
196
197static void n8x0_powerdown_req(Notifier *n, void *opaque)
198{
199 qemu_irq_raise(n8x0_system_powerdown);
200}
201
202static Notifier n8x0_system_powerdown_notifier = {
203 .notify = n8x0_powerdown_req
204};
205
206static void n8x0_i2c_setup(struct n800_s *s)
207{
208 DeviceState *dev;
209 qemu_irq tmp_irq = qdev_get_gpio_in(s->mpu->gpio, N8X0_TMP105_GPIO);
210 I2CBus *i2c = omap_i2c_bus(s->mpu->i2c[0]);
211
212
213 dev = i2c_create_slave(i2c, "twl92230", N8X0_MENELAUS_ADDR);
214 qdev_connect_gpio_out(dev, 3,
215 qdev_get_gpio_in(s->mpu->ih[0],
216 OMAP_INT_24XX_SYS_NIRQ));
217
218 n8x0_system_powerdown = qdev_get_gpio_in(dev, 3);
219 qemu_register_powerdown_notifier(&n8x0_system_powerdown_notifier);
220
221
222 dev = i2c_create_slave(i2c, "tmp105", N8X0_TMP105_ADDR);
223 qdev_connect_gpio_out(dev, 0, tmp_irq);
224}
225
226
227static MouseTransformInfo n800_pointercal = {
228 .x = 800,
229 .y = 480,
230 .a = { 14560, -68, -3455208, -39, -9621, 35152972, 65536 },
231};
232
233static MouseTransformInfo n810_pointercal = {
234 .x = 800,
235 .y = 480,
236 .a = { 15041, 148, -4731056, 171, -10238, 35933380, 65536 },
237};
238
239#define RETU_KEYCODE 61
240
241static void n800_key_event(void *opaque, int keycode)
242{
243 struct n800_s *s = (struct n800_s *) opaque;
244 int code = s->keymap[keycode & 0x7f];
245
246 if (code == -1) {
247 if ((keycode & 0x7f) == RETU_KEYCODE) {
248 retu_key_event(s->retu, !(keycode & 0x80));
249 }
250 return;
251 }
252
253 tsc210x_key_event(s->ts.chip, code, !(keycode & 0x80));
254}
255
256static const int n800_keys[16] = {
257 -1,
258 72,
259 63,
260 -1,
261 75,
262 28,
263 77,
264 -1,
265 1,
266 80,
267 62,
268 -1,
269 66,
270 64,
271 65,
272 -1,
273};
274
275static void n800_tsc_kbd_setup(struct n800_s *s)
276{
277 int i;
278
279
280
281 qemu_irq penirq = NULL;
282 qemu_irq kbirq = qdev_get_gpio_in(s->mpu->gpio, N800_TSC_KP_IRQ_GPIO);
283 qemu_irq dav = qdev_get_gpio_in(s->mpu->gpio, N800_TSC_TS_GPIO);
284
285 s->ts.chip = tsc2301_init(penirq, kbirq, dav);
286 s->ts.opaque = s->ts.chip->opaque;
287 s->ts.txrx = tsc210x_txrx;
288
289 for (i = 0; i < 0x80; i++) {
290 s->keymap[i] = -1;
291 }
292 for (i = 0; i < 0x10; i++) {
293 if (n800_keys[i] >= 0) {
294 s->keymap[n800_keys[i]] = i;
295 }
296 }
297
298 qemu_add_kbd_event_handler(n800_key_event, s);
299
300 tsc210x_set_transform(s->ts.chip, &n800_pointercal);
301}
302
303static void n810_tsc_setup(struct n800_s *s)
304{
305 qemu_irq pintdav = qdev_get_gpio_in(s->mpu->gpio, N810_TSC_TS_GPIO);
306
307 s->ts.opaque = tsc2005_init(pintdav);
308 s->ts.txrx = tsc2005_txrx;
309
310 tsc2005_set_transform(s->ts.opaque, &n810_pointercal);
311}
312
313
314static void n810_key_event(void *opaque, int keycode)
315{
316 struct n800_s *s = (struct n800_s *) opaque;
317 int code = s->keymap[keycode & 0x7f];
318
319 if (code == -1) {
320 if ((keycode & 0x7f) == RETU_KEYCODE) {
321 retu_key_event(s->retu, !(keycode & 0x80));
322 }
323 return;
324 }
325
326 lm832x_key_event(s->kbd, code, !(keycode & 0x80));
327}
328
329#define M 0
330
331static int n810_keys[0x80] = {
332 [0x01] = 16,
333 [0x02] = 37,
334 [0x03] = 24,
335 [0x04] = 25,
336 [0x05] = 14,
337 [0x06] = 30,
338 [0x07] = 31,
339 [0x08] = 32,
340 [0x09] = 33,
341 [0x0a] = 34,
342 [0x0b] = 35,
343 [0x0c] = 36,
344
345 [0x11] = 17,
346 [0x12] = 62,
347 [0x13] = 38,
348 [0x14] = 40,
349 [0x16] = 44,
350 [0x17] = 45,
351 [0x18] = 46,
352 [0x19] = 47,
353 [0x1a] = 48,
354 [0x1b] = 49,
355 [0x1c] = 42,
356 [0x1f] = 65,
357
358 [0x21] = 18,
359 [0x22] = 39,
360 [0x23] = 12,
361 [0x24] = 13,
362 [0x2b] = 56,
363 [0x2c] = 50,
364 [0x2f] = 66,
365
366 [0x31] = 19,
367 [0x32] = 29 | M,
368 [0x34] = 57,
369 [0x35] = 51,
370 [0x37] = 72 | M,
371 [0x3c] = 82 | M,
372 [0x3f] = 64,
373
374 [0x41] = 20,
375 [0x44] = 52,
376 [0x46] = 77 | M,
377 [0x4f] = 63,
378 [0x51] = 21,
379 [0x53] = 80 | M,
380 [0x55] = 28,
381 [0x5f] = 1,
382
383 [0x61] = 22,
384 [0x64] = 75 | M,
385
386 [0x71] = 23,
387#if 0
388 [0x75] = 28 | M,
389#else
390 [0x75] = 15,
391#endif
392};
393
394#undef M
395
396static void n810_kbd_setup(struct n800_s *s)
397{
398 qemu_irq kbd_irq = qdev_get_gpio_in(s->mpu->gpio, N810_KEYBOARD_GPIO);
399 int i;
400
401 for (i = 0; i < 0x80; i++) {
402 s->keymap[i] = -1;
403 }
404 for (i = 0; i < 0x80; i++) {
405 if (n810_keys[i] > 0) {
406 s->keymap[n810_keys[i]] = i;
407 }
408 }
409
410 qemu_add_kbd_event_handler(n810_key_event, s);
411
412
413
414 s->kbd = i2c_create_slave(omap_i2c_bus(s->mpu->i2c[0]),
415 "lm8323", N810_LM8323_ADDR);
416 qdev_connect_gpio_out(s->kbd, 0, kbd_irq);
417}
418
419
420struct mipid_s {
421 int resp[4];
422 int param[4];
423 int p;
424 int pm;
425 int cmd;
426
427 int sleep;
428 int booster;
429 int te;
430 int selfcheck;
431 int partial;
432 int normal;
433 int vscr;
434 int invert;
435 int onoff;
436 int gamma;
437 uint32_t id;
438};
439
440static void mipid_reset(struct mipid_s *s)
441{
442 s->pm = 0;
443 s->cmd = 0;
444
445 s->sleep = 1;
446 s->booster = 0;
447 s->selfcheck =
448 (1 << 7) |
449 (1 << 5) |
450 (1 << 4);
451 s->te = 0;
452 s->partial = 0;
453 s->normal = 1;
454 s->vscr = 0;
455 s->invert = 0;
456 s->onoff = 1;
457 s->gamma = 0;
458}
459
460static uint32_t mipid_txrx(void *opaque, uint32_t cmd, int len)
461{
462 struct mipid_s *s = (struct mipid_s *) opaque;
463 uint8_t ret;
464
465 if (len > 9) {
466 hw_error("%s: FIXME: bad SPI word width %i\n", __FUNCTION__, len);
467 }
468
469 if (s->p >= ARRAY_SIZE(s->resp)) {
470 ret = 0;
471 } else {
472 ret = s->resp[s->p++];
473 }
474 if (s->pm-- > 0) {
475 s->param[s->pm] = cmd;
476 } else {
477 s->cmd = cmd;
478 }
479
480 switch (s->cmd) {
481 case 0x00:
482 break;
483
484 case 0x01:
485 mipid_reset(s);
486 break;
487
488 case 0x02:
489 s->booster = 0;
490 break;
491 case 0x03:
492 s->booster = 1;
493 break;
494
495 case 0x04:
496 s->p = 0;
497 s->resp[0] = (s->id >> 16) & 0xff;
498 s->resp[1] = (s->id >> 8) & 0xff;
499 s->resp[2] = (s->id >> 0) & 0xff;
500 break;
501
502 case 0x06:
503 case 0x07:
504
505
506 case 0x08:
507 s->p = 0;
508
509 s->resp[0] = 0x01;
510 break;
511
512 case 0x09:
513 s->p = 0;
514 s->resp[0] = s->booster << 7;
515 s->resp[1] = (5 << 4) | (s->partial << 2) |
516 (s->sleep << 1) | s->normal;
517 s->resp[2] = (s->vscr << 7) | (s->invert << 5) |
518 (s->onoff << 2) | (s->te << 1) | (s->gamma >> 2);
519 s->resp[3] = s->gamma << 6;
520 break;
521
522 case 0x0a:
523 s->p = 0;
524 s->resp[0] = (s->onoff << 2) | (s->normal << 3) | (s->sleep << 4) |
525 (s->partial << 5) | (s->sleep << 6) | (s->booster << 7);
526 break;
527 case 0x0b:
528 s->p = 0;
529 s->resp[0] = 0;
530 break;
531 case 0x0c:
532 s->p = 0;
533 s->resp[0] = 5;
534 break;
535 case 0x0d:
536 s->p = 0;
537 s->resp[0] = (s->invert << 5) | (s->vscr << 7) | s->gamma;
538 break;
539 case 0x0e:
540 s->p = 0;
541 s->resp[0] = s->te << 7;
542 break;
543 case 0x0f:
544 s->p = 0;
545 s->resp[0] = s->selfcheck;
546 break;
547
548 case 0x10:
549 s->sleep = 1;
550 break;
551 case 0x11:
552 s->sleep = 0;
553 s->selfcheck ^= 1 << 6;
554 break;
555
556 case 0x12:
557 s->partial = 1;
558 s->normal = 0;
559 s->vscr = 0;
560 break;
561 case 0x13:
562 s->partial = 0;
563 s->normal = 1;
564 s->vscr = 0;
565 break;
566
567 case 0x20:
568 s->invert = 0;
569 break;
570 case 0x21:
571 s->invert = 1;
572 break;
573
574 case 0x22:
575 case 0x23:
576 goto bad_cmd;
577
578 case 0x25:
579 if (s->pm < 0) {
580 s->pm = 1;
581 }
582 goto bad_cmd;
583
584 case 0x26:
585 if (!s->pm) {
586 s->gamma = ctz32(s->param[0] & 0xf);
587 if (s->gamma == 32) {
588 s->gamma = -1;
589 }
590 } else if (s->pm < 0) {
591 s->pm = 1;
592 }
593 break;
594
595 case 0x28:
596 s->onoff = 0;
597 break;
598 case 0x29:
599 s->onoff = 1;
600 break;
601
602 case 0x2a:
603 case 0x2b:
604 case 0x2c:
605 case 0x2d:
606 case 0x2e:
607 case 0x30:
608 case 0x33:
609 goto bad_cmd;
610
611 case 0x34:
612 s->te = 0;
613 break;
614 case 0x35:
615 if (!s->pm) {
616 s->te = 1;
617 } else if (s->pm < 0) {
618 s->pm = 1;
619 }
620 break;
621
622 case 0x36:
623 goto bad_cmd;
624
625 case 0x37:
626 s->partial = 0;
627 s->normal = 0;
628 s->vscr = 1;
629 break;
630
631 case 0x38:
632 case 0x39:
633 case 0x3a:
634 goto bad_cmd;
635
636 case 0xb0:
637 case 0xb1:
638 if (s->pm < 0) {
639 s->pm = 2;
640 }
641 break;
642
643 case 0xb4:
644 break;
645
646 case 0xb5:
647 case 0xb6:
648 case 0xb7:
649 case 0xb8:
650 case 0xba:
651 case 0xbb:
652 goto bad_cmd;
653
654 case 0xbd:
655 s->p = 0;
656 s->resp[0] = 0;
657 s->resp[1] = 1;
658 break;
659
660 case 0xc2:
661 if (s->pm < 0) {
662 s->pm = 2;
663 }
664 break;
665
666 case 0xc6:
667 case 0xc7:
668 case 0xd0:
669 case 0xd1:
670 case 0xd4:
671 case 0xd5:
672 goto bad_cmd;
673
674 case 0xda:
675 s->p = 0;
676 s->resp[0] = (s->id >> 16) & 0xff;
677 break;
678 case 0xdb:
679 s->p = 0;
680 s->resp[0] = (s->id >> 8) & 0xff;
681 break;
682 case 0xdc:
683 s->p = 0;
684 s->resp[0] = (s->id >> 0) & 0xff;
685 break;
686
687 default:
688 bad_cmd:
689 qemu_log_mask(LOG_GUEST_ERROR,
690 "%s: unknown command %02x\n", __func__, s->cmd);
691 break;
692 }
693
694 return ret;
695}
696
697static void *mipid_init(void)
698{
699 struct mipid_s *s = (struct mipid_s *) g_malloc0(sizeof(*s));
700
701 s->id = 0x838f03;
702 mipid_reset(s);
703
704 return s;
705}
706
707static void n8x0_spi_setup(struct n800_s *s)
708{
709 void *tsc = s->ts.opaque;
710 void *mipid = mipid_init();
711
712 omap_mcspi_attach(s->mpu->mcspi[0], s->ts.txrx, tsc, 0);
713 omap_mcspi_attach(s->mpu->mcspi[0], mipid_txrx, mipid, 1);
714}
715
716
717
718static void n800_dss_init(struct rfbi_chip_s *chip)
719{
720 uint8_t *fb_blank;
721
722 chip->write(chip->opaque, 0, 0x2a);
723 chip->write(chip->opaque, 1, 0x64);
724 chip->write(chip->opaque, 0, 0x2c);
725 chip->write(chip->opaque, 1, 0x1e);
726 chip->write(chip->opaque, 0, 0x2e);
727 chip->write(chip->opaque, 1, 0xe0);
728 chip->write(chip->opaque, 0, 0x30);
729 chip->write(chip->opaque, 1, 0x01);
730 chip->write(chip->opaque, 0, 0x32);
731 chip->write(chip->opaque, 1, 0x06);
732 chip->write(chip->opaque, 0, 0x68);
733 chip->write(chip->opaque, 1, 1);
734
735 chip->write(chip->opaque, 0, 0x6c);
736 chip->write(chip->opaque, 1, 0x00);
737 chip->write(chip->opaque, 1, 0x00);
738 chip->write(chip->opaque, 1, 0x00);
739 chip->write(chip->opaque, 1, 0x00);
740 chip->write(chip->opaque, 1, 0x1f);
741 chip->write(chip->opaque, 1, 0x03);
742 chip->write(chip->opaque, 1, 0xdf);
743 chip->write(chip->opaque, 1, 0x01);
744 chip->write(chip->opaque, 1, 0x00);
745 chip->write(chip->opaque, 1, 0x00);
746 chip->write(chip->opaque, 1, 0x00);
747 chip->write(chip->opaque, 1, 0x00);
748 chip->write(chip->opaque, 1, 0x1f);
749 chip->write(chip->opaque, 1, 0x03);
750 chip->write(chip->opaque, 1, 0xdf);
751 chip->write(chip->opaque, 1, 0x01);
752 chip->write(chip->opaque, 1, 0x01);
753 chip->write(chip->opaque, 1, 0x01);
754
755 fb_blank = memset(g_malloc(800 * 480 * 2), 0xff, 800 * 480 * 2);
756
757 chip->block(chip->opaque, 1, fb_blank, 800 * 480 * 2, 800);
758 g_free(fb_blank);
759}
760
761static void n8x0_dss_setup(struct n800_s *s)
762{
763 s->blizzard.opaque = s1d13745_init(NULL);
764 s->blizzard.block = s1d13745_write_block;
765 s->blizzard.write = s1d13745_write;
766 s->blizzard.read = s1d13745_read;
767
768 omap_rfbi_attach(s->mpu->dss, 0, &s->blizzard);
769}
770
771static void n8x0_cbus_setup(struct n800_s *s)
772{
773 qemu_irq dat_out = qdev_get_gpio_in(s->mpu->gpio, N8X0_CBUS_DAT_GPIO);
774 qemu_irq retu_irq = qdev_get_gpio_in(s->mpu->gpio, N8X0_RETU_GPIO);
775 qemu_irq tahvo_irq = qdev_get_gpio_in(s->mpu->gpio, N8X0_TAHVO_GPIO);
776
777 CBus *cbus = cbus_init(dat_out);
778
779 qdev_connect_gpio_out(s->mpu->gpio, N8X0_CBUS_CLK_GPIO, cbus->clk);
780 qdev_connect_gpio_out(s->mpu->gpio, N8X0_CBUS_DAT_GPIO, cbus->dat);
781 qdev_connect_gpio_out(s->mpu->gpio, N8X0_CBUS_SEL_GPIO, cbus->sel);
782
783 cbus_attach(cbus, s->retu = retu_init(retu_irq, 1));
784 cbus_attach(cbus, s->tahvo = tahvo_init(tahvo_irq, 1));
785}
786
787static void n8x0_uart_setup(struct n800_s *s)
788{
789 CharDriverState *radio = uart_hci_init(
790 qdev_get_gpio_in(s->mpu->gpio, N8X0_BT_HOST_WKUP_GPIO));
791
792 qdev_connect_gpio_out(s->mpu->gpio, N8X0_BT_RESET_GPIO,
793 csrhci_pins_get(radio)[csrhci_pin_reset]);
794 qdev_connect_gpio_out(s->mpu->gpio, N8X0_BT_WKUP_GPIO,
795 csrhci_pins_get(radio)[csrhci_pin_wakeup]);
796
797 omap_uart_attach(s->mpu->uart[BT_UART], radio);
798}
799
800static void n8x0_usb_setup(struct n800_s *s)
801{
802 SysBusDevice *dev;
803 s->usb = qdev_create(NULL, "tusb6010");
804 dev = SYS_BUS_DEVICE(s->usb);
805 qdev_init_nofail(s->usb);
806 sysbus_connect_irq(dev, 0,
807 qdev_get_gpio_in(s->mpu->gpio, N8X0_TUSB_INT_GPIO));
808
809 omap_gpmc_attach(s->mpu->gpmc, N8X0_USB_ASYNC_CS,
810 sysbus_mmio_get_region(dev, 0));
811 omap_gpmc_attach(s->mpu->gpmc, N8X0_USB_SYNC_CS,
812 sysbus_mmio_get_region(dev, 1));
813 qdev_connect_gpio_out(s->mpu->gpio, N8X0_TUSB_ENABLE_GPIO,
814 qdev_get_gpio_in(s->usb, 0));
815}
816
817
818
819
820static uint32_t n800_pinout[104] = {
821 0x080f00d8, 0x00d40808, 0x03080808, 0x080800d0,
822 0x00dc0808, 0x0b0f0f00, 0x080800b4, 0x00c00808,
823 0x08080808, 0x180800c4, 0x00b80000, 0x08080808,
824 0x080800bc, 0x00cc0808, 0x08081818, 0x18180128,
825 0x01241800, 0x18181818, 0x000000f0, 0x01300000,
826 0x00001b0b, 0x1b0f0138, 0x00e0181b, 0x1b031b0b,
827 0x180f0078, 0x00740018, 0x0f0f0f1a, 0x00000080,
828 0x007c0000, 0x00000000, 0x00000088, 0x00840000,
829 0x00000000, 0x00000094, 0x00980300, 0x0f180003,
830 0x0000008c, 0x00900f0f, 0x0f0f1b00, 0x0f00009c,
831 0x01140000, 0x1b1b0f18, 0x0818013c, 0x01400008,
832 0x00001818, 0x000b0110, 0x010c1800, 0x0b030b0f,
833 0x181800f4, 0x00f81818, 0x00000018, 0x000000fc,
834 0x00401808, 0x00000000, 0x0f1b0030, 0x003c0008,
835 0x00000000, 0x00000038, 0x00340000, 0x00000000,
836 0x1a080070, 0x00641a1a, 0x08080808, 0x08080060,
837 0x005c0808, 0x08080808, 0x08080058, 0x00540808,
838 0x08080808, 0x0808006c, 0x00680808, 0x08080808,
839 0x000000a8, 0x00b00000, 0x08080808, 0x000000a0,
840 0x00a40000, 0x00000000, 0x08ff0050, 0x004c0808,
841 0xffffffff, 0xffff0048, 0x0044ffff, 0xffffffff,
842 0x000000ac, 0x01040800, 0x08080b0f, 0x18180100,
843 0x01081818, 0x0b0b1808, 0x1a0300e4, 0x012c0b1a,
844 0x02020018, 0x0b000134, 0x011c0800, 0x0b1b1b00,
845 0x0f0000c8, 0x00ec181b, 0x000f0f02, 0x00180118,
846 0x01200000, 0x0f0b1b1b, 0x0f0200e8, 0x0000020b,
847};
848
849static void n800_setup_nolo_tags(void *sram_base)
850{
851 int i;
852 uint32_t *p = sram_base + 0x8000;
853 uint32_t *v = sram_base + 0xa000;
854
855 memset(p, 0, 0x3000);
856
857 strcpy((void *) (p + 0), "QEMU N800");
858
859 strcpy((void *) (p + 8), "F5");
860
861 stl_p(p + 10, 0x04f70000);
862 strcpy((void *) (p + 9), "RX-34");
863
864
865 stl_p(p + 12, 0x80);
866
867
868 stl_p(p + 13, OMAP2_SRAM_BASE + 0x9000);
869
870
871 p = sram_base + 0x9000;
872#define ADD_TAG(tag, len) \
873 stw_p((uint16_t *) p + 0, tag); \
874 stw_p((uint16_t *) p + 1, len); p++; \
875 stl_p(p++, OMAP2_SRAM_BASE | (((void *) v - sram_base) & 0xffff));
876
877
878 ADD_TAG(0x6e01, 414);
879 for (i = 0; i < ARRAY_SIZE(n800_pinout); i++) {
880 stl_p(v++, n800_pinout[i]);
881 }
882
883
884 ADD_TAG(0x6e05, 1);
885 stl_p(v++, 2);
886
887
888 ADD_TAG(0x6e02, 4);
889 stl_p(v++, XLDR_LL_UART);
890
891#if 0
892
893 ADD_TAG(0x6e03, 6);
894 stw_p((uint16_t *) v + 0, 65);
895 stw_p((uint16_t *) v + 1, 66);
896 stw_p((uint16_t *) v + 2, 64);
897 v += 2;
898#endif
899
900
901 ADD_TAG(0x6e0a, 4);
902 stw_p((uint16_t *) v + 0, 111);
903 stw_p((uint16_t *) v + 1, 108);
904 v++;
905
906
907 ADD_TAG(0x6e04, 4);
908 stw_p((uint16_t *) v + 0, 30);
909 stw_p((uint16_t *) v + 1, 24);
910 v++;
911
912#if 0
913
914 ADD_TAG(0x6e06, 2);
915 stw_p((uint16_t *) (v++), 15);
916#endif
917
918
919 ADD_TAG(0x6e07, 4);
920 stl_p(v++, 0x00720000);
921
922
923 ADD_TAG(0x6e0b, 6);
924 stw_p((uint16_t *) v + 0, 94);
925 stw_p((uint16_t *) v + 1, 23);
926 stw_p((uint16_t *) v + 2, 0);
927 v += 2;
928
929
930 ADD_TAG(0x6e0c, 80);
931 strcpy((void *) v, "bat_cover"); v += 3;
932 stw_p((uint16_t *) v + 0, 110);
933 stw_p((uint16_t *) v + 1, 1);
934 v += 2;
935 strcpy((void *) v, "cam_act"); v += 3;
936 stw_p((uint16_t *) v + 0, 95);
937 stw_p((uint16_t *) v + 1, 32);
938 v += 2;
939 strcpy((void *) v, "cam_turn"); v += 3;
940 stw_p((uint16_t *) v + 0, 12);
941 stw_p((uint16_t *) v + 1, 33);
942 v += 2;
943 strcpy((void *) v, "headphone"); v += 3;
944 stw_p((uint16_t *) v + 0, 107);
945 stw_p((uint16_t *) v + 1, 17);
946 v += 2;
947
948
949 ADD_TAG(0x6e0e, 12);
950 stl_p(v++, 0x5c623d01);
951 stl_p(v++, 0x00000201);
952 stl_p(v++, 0x00000000);
953
954
955 ADD_TAG(0x6e0f, 8);
956 stl_p(v++, 0x00610025);
957 stl_p(v++, 0xffff0057);
958
959
960 ADD_TAG(0x6e10, 12);
961 stl_p(v++, 0xffff000f);
962 stl_p(v++, 0xffffffff);
963 stl_p(v++, 0x00000060);
964
965
966 ADD_TAG(0x6e11, 10);
967 stl_p(v++, 0x00000401);
968 stl_p(v++, 0x0002003a);
969 stl_p(v++, 0x00000002);
970
971
972 ADD_TAG(0x6e12, 2);
973 stl_p(v++, 93);
974
975#if 0
976
977 ADD_TAG(6e09, 0);
978
979
980 ADD_TAG(6e12, 0);
981#endif
982
983
984 stl_p(p++, 0x00000000);
985 stl_p(p++, 0x00000000);
986}
987
988
989
990static void n800_gpmc_init(struct n800_s *s)
991{
992 uint32_t config7 =
993 (0xf << 8) |
994 (1 << 6) |
995 (4 << 0);
996
997 cpu_physical_memory_write(0x6800a078,
998 &config7, sizeof(config7));
999}
1000
1001
1002static void n8x0_boot_init(void *opaque)
1003{
1004 struct n800_s *s = (struct n800_s *) opaque;
1005 uint32_t buf;
1006
1007
1008#define omap_writel(addr, val) \
1009 buf = (val); \
1010 cpu_physical_memory_write(addr, &buf, sizeof(buf))
1011
1012 omap_writel(0x48008060, 0x41);
1013 omap_writel(0x48008070, 1);
1014 omap_writel(0x48008078, 0);
1015 omap_writel(0x48008090, 0);
1016 omap_writel(0x48008094, 0);
1017 omap_writel(0x48008098, 0);
1018 omap_writel(0x48008140, 2);
1019 omap_writel(0x48008148, 0);
1020 omap_writel(0x48008158, 1);
1021 omap_writel(0x480081c8, 0x15);
1022 omap_writel(0x480081d4, 0x1d4);
1023 omap_writel(0x480081d8, 0);
1024 omap_writel(0x480081dc, 0);
1025 omap_writel(0x480081e0, 0xc);
1026 omap_writel(0x48008200, 0x047e7ff7);
1027 omap_writel(0x48008204, 0x00000004);
1028 omap_writel(0x48008210, 0x047e7ff1);
1029 omap_writel(0x48008214, 0x00000004);
1030 omap_writel(0x4800821c, 0x00000000);
1031 omap_writel(0x48008230, 0);
1032 omap_writel(0x48008234, 0);
1033 omap_writel(0x48008238, 7);
1034 omap_writel(0x4800823c, 0);
1035 omap_writel(0x48008240, 0x04360626);
1036 omap_writel(0x48008244, 0x00000014);
1037 omap_writel(0x48008248, 0);
1038 omap_writel(0x48008300, 0x00000000);
1039 omap_writel(0x48008310, 0x00000000);
1040 omap_writel(0x48008340, 0x00000001);
1041 omap_writel(0x48008400, 0x00000004);
1042 omap_writel(0x48008410, 0x00000004);
1043 omap_writel(0x48008440, 0x00000000);
1044 omap_writel(0x48008500, 0x000000cf);
1045 omap_writel(0x48008530, 0x0000000c);
1046 omap_writel(0x48008540,
1047 (0x78 << 12) | (6 << 8));
1048 omap_writel(0x48008544, 2);
1049
1050
1051 n800_gpmc_init(s);
1052
1053
1054 n800_dss_init(&s->blizzard);
1055
1056
1057 s->mpu->cpu->env.GE = 0x5;
1058
1059
1060 if (s->kbd) {
1061 qemu_irq_raise(qdev_get_gpio_in(s->mpu->gpio, N810_SLIDE_GPIO));
1062 }
1063}
1064
1065#define OMAP_TAG_NOKIA_BT 0x4e01
1066#define OMAP_TAG_WLAN_CX3110X 0x4e02
1067#define OMAP_TAG_CBUS 0x4e03
1068#define OMAP_TAG_EM_ASIC_BB5 0x4e04
1069
1070static struct omap_gpiosw_info_s {
1071 const char *name;
1072 int line;
1073 int type;
1074} n800_gpiosw_info[] = {
1075 {
1076 "bat_cover", N800_BAT_COVER_GPIO,
1077 OMAP_GPIOSW_TYPE_COVER | OMAP_GPIOSW_INVERTED,
1078 }, {
1079 "cam_act", N800_CAM_ACT_GPIO,
1080 OMAP_GPIOSW_TYPE_ACTIVITY,
1081 }, {
1082 "cam_turn", N800_CAM_TURN_GPIO,
1083 OMAP_GPIOSW_TYPE_ACTIVITY | OMAP_GPIOSW_INVERTED,
1084 }, {
1085 "headphone", N8X0_HEADPHONE_GPIO,
1086 OMAP_GPIOSW_TYPE_CONNECTION | OMAP_GPIOSW_INVERTED,
1087 },
1088 { NULL }
1089}, n810_gpiosw_info[] = {
1090 {
1091 "gps_reset", N810_GPS_RESET_GPIO,
1092 OMAP_GPIOSW_TYPE_ACTIVITY | OMAP_GPIOSW_OUTPUT,
1093 }, {
1094 "gps_wakeup", N810_GPS_WAKEUP_GPIO,
1095 OMAP_GPIOSW_TYPE_ACTIVITY | OMAP_GPIOSW_OUTPUT,
1096 }, {
1097 "headphone", N8X0_HEADPHONE_GPIO,
1098 OMAP_GPIOSW_TYPE_CONNECTION | OMAP_GPIOSW_INVERTED,
1099 }, {
1100 "kb_lock", N810_KB_LOCK_GPIO,
1101 OMAP_GPIOSW_TYPE_COVER | OMAP_GPIOSW_INVERTED,
1102 }, {
1103 "sleepx_led", N810_SLEEPX_LED_GPIO,
1104 OMAP_GPIOSW_TYPE_ACTIVITY | OMAP_GPIOSW_INVERTED | OMAP_GPIOSW_OUTPUT,
1105 }, {
1106 "slide", N810_SLIDE_GPIO,
1107 OMAP_GPIOSW_TYPE_COVER | OMAP_GPIOSW_INVERTED,
1108 },
1109 { NULL }
1110};
1111
1112static struct omap_partition_info_s {
1113 uint32_t offset;
1114 uint32_t size;
1115 int mask;
1116 const char *name;
1117} n800_part_info[] = {
1118 { 0x00000000, 0x00020000, 0x3, "bootloader" },
1119 { 0x00020000, 0x00060000, 0x0, "config" },
1120 { 0x00080000, 0x00200000, 0x0, "kernel" },
1121 { 0x00280000, 0x00200000, 0x3, "initfs" },
1122 { 0x00480000, 0x0fb80000, 0x3, "rootfs" },
1123
1124 { 0, 0, 0, NULL }
1125}, n810_part_info[] = {
1126 { 0x00000000, 0x00020000, 0x3, "bootloader" },
1127 { 0x00020000, 0x00060000, 0x0, "config" },
1128 { 0x00080000, 0x00220000, 0x0, "kernel" },
1129 { 0x002a0000, 0x00400000, 0x0, "initfs" },
1130 { 0x006a0000, 0x0f960000, 0x0, "rootfs" },
1131
1132 { 0, 0, 0, NULL }
1133};
1134
1135static bdaddr_t n8x0_bd_addr = {{ N8X0_BD_ADDR }};
1136
1137static int n8x0_atag_setup(void *p, int model)
1138{
1139 uint8_t *b;
1140 uint16_t *w;
1141 uint32_t *l;
1142 struct omap_gpiosw_info_s *gpiosw;
1143 struct omap_partition_info_s *partition;
1144 const char *tag;
1145
1146 w = p;
1147
1148 stw_p(w++, OMAP_TAG_UART);
1149 stw_p(w++, 4);
1150 stw_p(w++, (1 << 2) | (1 << 1) | (1 << 0));
1151 w++;
1152
1153#if 0
1154 stw_p(w++, OMAP_TAG_SERIAL_CONSOLE);
1155 stw_p(w++, 4);
1156 stw_p(w++, XLDR_LL_UART + 1);
1157 stw_p(w++, 115200);
1158#endif
1159
1160 stw_p(w++, OMAP_TAG_LCD);
1161 stw_p(w++, 36);
1162 strcpy((void *) w, "QEMU LCD panel");
1163 w += 8;
1164 strcpy((void *) w, "blizzard");
1165 w += 8;
1166 stw_p(w++, N810_BLIZZARD_RESET_GPIO);
1167 stw_p(w++, 24);
1168
1169 stw_p(w++, OMAP_TAG_CBUS);
1170 stw_p(w++, 8);
1171 stw_p(w++, N8X0_CBUS_CLK_GPIO);
1172 stw_p(w++, N8X0_CBUS_DAT_GPIO);
1173 stw_p(w++, N8X0_CBUS_SEL_GPIO);
1174 w++;
1175
1176 stw_p(w++, OMAP_TAG_EM_ASIC_BB5);
1177 stw_p(w++, 4);
1178 stw_p(w++, N8X0_RETU_GPIO);
1179 stw_p(w++, N8X0_TAHVO_GPIO);
1180
1181 gpiosw = (model == 810) ? n810_gpiosw_info : n800_gpiosw_info;
1182 for (; gpiosw->name; gpiosw++) {
1183 stw_p(w++, OMAP_TAG_GPIO_SWITCH);
1184 stw_p(w++, 20);
1185 strcpy((void *) w, gpiosw->name);
1186 w += 6;
1187 stw_p(w++, gpiosw->line);
1188 stw_p(w++, gpiosw->type);
1189 stw_p(w++, 0);
1190 stw_p(w++, 0);
1191 }
1192
1193 stw_p(w++, OMAP_TAG_NOKIA_BT);
1194 stw_p(w++, 12);
1195 b = (void *) w;
1196 stb_p(b++, 0x01);
1197 stb_p(b++, N8X0_BT_WKUP_GPIO);
1198 stb_p(b++, N8X0_BT_HOST_WKUP_GPIO);
1199 stb_p(b++, N8X0_BT_RESET_GPIO);
1200 stb_p(b++, BT_UART + 1);
1201 memcpy(b, &n8x0_bd_addr, 6);
1202 b += 6;
1203 stb_p(b++, 0x02);
1204 w = (void *) b;
1205
1206 stw_p(w++, OMAP_TAG_WLAN_CX3110X);
1207 stw_p(w++, 8);
1208 stw_p(w++, 0x25);
1209 stw_p(w++, N8X0_WLAN_PWR_GPIO);
1210 stw_p(w++, N8X0_WLAN_IRQ_GPIO);
1211 stw_p(w++, -1);
1212
1213 stw_p(w++, OMAP_TAG_MMC);
1214 stw_p(w++, 16);
1215 if (model == 810) {
1216 stw_p(w++, 0x23f);
1217 stw_p(w++, -1);
1218 stw_p(w++, -1);
1219 stw_p(w++, -1);
1220 stw_p(w++, 0x240);
1221 stw_p(w++, 0xc000);
1222 stw_p(w++, 0x0248);
1223 stw_p(w++, 0xc000);
1224 } else {
1225 stw_p(w++, 0xf);
1226 stw_p(w++, -1);
1227 stw_p(w++, -1);
1228 stw_p(w++, -1);
1229 stw_p(w++, 0);
1230 stw_p(w++, 0);
1231 stw_p(w++, 0);
1232 stw_p(w++, 0);
1233 }
1234
1235 stw_p(w++, OMAP_TAG_TEA5761);
1236 stw_p(w++, 4);
1237 stw_p(w++, N8X0_TEA5761_CS_GPIO);
1238 w++;
1239
1240 partition = (model == 810) ? n810_part_info : n800_part_info;
1241 for (; partition->name; partition++) {
1242 stw_p(w++, OMAP_TAG_PARTITION);
1243 stw_p(w++, 28);
1244 strcpy((void *) w, partition->name);
1245 l = (void *) (w + 8);
1246 stl_p(l++, partition->size);
1247 stl_p(l++, partition->offset);
1248 stl_p(l++, partition->mask);
1249 w = (void *) l;
1250 }
1251
1252 stw_p(w++, OMAP_TAG_BOOT_REASON);
1253 stw_p(w++, 12);
1254#if 0
1255 strcpy((void *) w, "por");
1256 strcpy((void *) w, "charger");
1257 strcpy((void *) w, "32wd_to");
1258 strcpy((void *) w, "sw_rst");
1259 strcpy((void *) w, "mbus");
1260 strcpy((void *) w, "unknown");
1261 strcpy((void *) w, "swdg_to");
1262 strcpy((void *) w, "sec_vio");
1263 strcpy((void *) w, "pwr_key");
1264 strcpy((void *) w, "rtc_alarm");
1265#else
1266 strcpy((void *) w, "pwr_key");
1267#endif
1268 w += 6;
1269
1270 tag = (model == 810) ? "RX-44" : "RX-34";
1271 stw_p(w++, OMAP_TAG_VERSION_STR);
1272 stw_p(w++, 24);
1273 strcpy((void *) w, "product");
1274 w += 6;
1275 strcpy((void *) w, tag);
1276 w += 6;
1277
1278 stw_p(w++, OMAP_TAG_VERSION_STR);
1279 stw_p(w++, 24);
1280 strcpy((void *) w, "hw-build");
1281 w += 6;
1282 strcpy((void *) w, "QEMU ");
1283 pstrcat((void *) w, 12, qemu_hw_version());
1284 w += 6;
1285
1286 tag = (model == 810) ? "1.1.10-qemu" : "1.1.6-qemu";
1287 stw_p(w++, OMAP_TAG_VERSION_STR);
1288 stw_p(w++, 24);
1289 strcpy((void *) w, "nolo");
1290 w += 6;
1291 strcpy((void *) w, tag);
1292 w += 6;
1293
1294 return (void *) w - p;
1295}
1296
1297static int n800_atag_setup(const struct arm_boot_info *info, void *p)
1298{
1299 return n8x0_atag_setup(p, 800);
1300}
1301
1302static int n810_atag_setup(const struct arm_boot_info *info, void *p)
1303{
1304 return n8x0_atag_setup(p, 810);
1305}
1306
1307static void n8x0_init(MachineState *machine,
1308 struct arm_boot_info *binfo, int model)
1309{
1310 MemoryRegion *sysmem = get_system_memory();
1311 struct n800_s *s = (struct n800_s *) g_malloc0(sizeof(*s));
1312 int sdram_size = binfo->ram_size;
1313
1314 s->mpu = omap2420_mpu_init(sysmem, sdram_size, machine->cpu_model);
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341 n8x0_gpio_setup(s);
1342 n8x0_nand_setup(s);
1343 n8x0_i2c_setup(s);
1344 if (model == 800) {
1345 n800_tsc_kbd_setup(s);
1346 } else if (model == 810) {
1347 n810_tsc_setup(s);
1348 n810_kbd_setup(s);
1349 }
1350 n8x0_spi_setup(s);
1351 n8x0_dss_setup(s);
1352 n8x0_cbus_setup(s);
1353 n8x0_uart_setup(s);
1354 if (machine_usb(machine)) {
1355 n8x0_usb_setup(s);
1356 }
1357
1358 if (machine->kernel_filename) {
1359
1360 binfo->kernel_filename = machine->kernel_filename;
1361 binfo->kernel_cmdline = machine->kernel_cmdline;
1362 binfo->initrd_filename = machine->initrd_filename;
1363 arm_load_kernel(s->mpu->cpu, binfo);
1364
1365 qemu_register_reset(n8x0_boot_init, s);
1366 }
1367
1368 if (option_rom[0].name &&
1369 (machine->boot_order[0] == 'n' || !machine->kernel_filename)) {
1370 uint8_t *nolo_tags = g_new(uint8_t, 0x10000);
1371
1372 s->mpu->cpu->env.regs[15] = OMAP2_Q2_BASE + 0x400000;
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383 load_image_targphys(option_rom[0].name,
1384 OMAP2_Q2_BASE + 0x400000,
1385 sdram_size - 0x400000);
1386
1387 n800_setup_nolo_tags(nolo_tags);
1388 cpu_physical_memory_write(OMAP2_SRAM_BASE, nolo_tags, 0x10000);
1389 g_free(nolo_tags);
1390 }
1391}
1392
1393static struct arm_boot_info n800_binfo = {
1394 .loader_start = OMAP2_Q2_BASE,
1395
1396 .ram_size = 0x08000000,
1397 .board_id = 0x4f7,
1398 .atag_board = n800_atag_setup,
1399};
1400
1401static struct arm_boot_info n810_binfo = {
1402 .loader_start = OMAP2_Q2_BASE,
1403
1404 .ram_size = 0x08000000,
1405
1406
1407
1408 .board_id = 0x60c,
1409 .atag_board = n810_atag_setup,
1410};
1411
1412static void n800_init(MachineState *machine)
1413{
1414 n8x0_init(machine, &n800_binfo, 800);
1415}
1416
1417static void n810_init(MachineState *machine)
1418{
1419 n8x0_init(machine, &n810_binfo, 810);
1420}
1421
1422static void n800_class_init(ObjectClass *oc, void *data)
1423{
1424 MachineClass *mc = MACHINE_CLASS(oc);
1425
1426 mc->desc = "Nokia N800 tablet aka. RX-34 (OMAP2420)";
1427 mc->init = n800_init;
1428 mc->default_boot_order = "";
1429}
1430
1431static const TypeInfo n800_type = {
1432 .name = MACHINE_TYPE_NAME("n800"),
1433 .parent = TYPE_MACHINE,
1434 .class_init = n800_class_init,
1435};
1436
1437static void n810_class_init(ObjectClass *oc, void *data)
1438{
1439 MachineClass *mc = MACHINE_CLASS(oc);
1440
1441 mc->desc = "Nokia N810 tablet aka. RX-44 (OMAP2420)";
1442 mc->init = n810_init;
1443 mc->default_boot_order = "";
1444}
1445
1446static const TypeInfo n810_type = {
1447 .name = MACHINE_TYPE_NAME("n810"),
1448 .parent = TYPE_MACHINE,
1449 .class_init = n810_class_init,
1450};
1451
1452static void nseries_machine_init(void)
1453{
1454 type_register_static(&n800_type);
1455 type_register_static(&n810_type);
1456}
1457
1458type_init(nseries_machine_init)
1459