1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23asm(
24".text\n"
25".global _start\n"
26"_start:\n"
27" .short 0xaa55\n"
28" .byte 3\n"
29" .byte 0xcb\n"
30" .org 0x18\n"
31" .short 0\n"
32" .short _pnph\n"
33"_pnph:\n"
34" .ascii \"$PnP\"\n"
35" .byte 0x01\n"
36" .byte (_pnph_len / 16)\n"
37" .short 0x0000\n"
38" .byte 0x00\n"
39" .byte 0x00\n"
40" .long 0x00000000\n"
41" .short _manufacturer\n"
42" .short _product\n"
43" .long 0x00000000\n"
44" .short 0x0000\n"
45" .short 0x0000\n"
46" .short _bev\n"
47" .short 0x0000\n"
48" .short 0x0000\n"
49" .equ _pnph_len, . - _pnph\n"
50"_manufacturer:\n"
51" .asciz \"QEMU\"\n"
52"_product:\n"
53" .asciz \"Linux loader DMA\"\n"
54" .align 4, 0\n"
55"_bev:\n"
56" cli\n"
57" cld\n"
58" jmp load_kernel\n"
59);
60
61#include "../../include/hw/nvram/fw_cfg_keys.h"
62
63
64#define BIOS_CFG_DMA_CTL_ERROR 0x01
65#define BIOS_CFG_DMA_CTL_READ 0x02
66#define BIOS_CFG_DMA_CTL_SKIP 0x04
67#define BIOS_CFG_DMA_CTL_SELECT 0x08
68
69#define BIOS_CFG_DMA_ADDR_HIGH 0x514
70#define BIOS_CFG_DMA_ADDR_LOW 0x518
71
72#define uint64_t unsigned long long
73#define uint32_t unsigned int
74#define uint16_t unsigned short
75
76#define barrier() asm("" : : : "memory")
77
78typedef struct FWCfgDmaAccess {
79 uint32_t control;
80 uint32_t length;
81 uint64_t address;
82} __attribute__((packed)) FWCfgDmaAccess;
83
84static inline void outl(uint32_t value, uint16_t port)
85{
86 asm("outl %0, %w1" : : "a"(value), "Nd"(port));
87}
88
89static inline void set_es(void *addr)
90{
91 uint32_t seg = (uint32_t)addr >> 4;
92 asm("movl %0, %%es" : : "r"(seg));
93}
94
95#ifdef __clang__
96#define ADDR32
97#else
98#define ADDR32 "addr32 "
99#endif
100
101static inline uint16_t readw_es(uint16_t offset)
102{
103 uint16_t val;
104 asm(ADDR32 "movw %%es:(%1), %0" : "=r"(val) : "r"((uint32_t)offset));
105 barrier();
106 return val;
107}
108
109static inline uint32_t readl_es(uint16_t offset)
110{
111 uint32_t val;
112 asm(ADDR32 "movl %%es:(%1), %0" : "=r"(val) : "r"((uint32_t)offset));
113 barrier();
114 return val;
115}
116
117static inline void writel_es(uint16_t offset, uint32_t val)
118{
119 barrier();
120 asm(ADDR32 "movl %0, %%es:(%1)" : : "r"(val), "r"((uint32_t)offset));
121}
122
123static inline uint32_t bswap32(uint32_t x)
124{
125 asm("bswapl %0" : "=r" (x) : "0" (x));
126 return x;
127}
128
129static inline uint64_t bswap64(uint64_t x)
130{
131 asm("bswapl %%eax; bswapl %%edx; xchg %%eax, %%edx" : "=A" (x) : "0" (x));
132 return x;
133}
134
135static inline uint64_t cpu_to_be64(uint64_t x)
136{
137 return bswap64(x);
138}
139
140static inline uint32_t cpu_to_be32(uint32_t x)
141{
142 return bswap32(x);
143}
144
145static inline uint32_t be32_to_cpu(uint32_t x)
146{
147 return bswap32(x);
148}
149
150
151
152
153static __attribute__((__noinline__))
154void bios_cfg_read_entry(void *buf, uint16_t entry, uint32_t len)
155{
156 FWCfgDmaAccess access;
157 uint32_t control = (entry << 16) | BIOS_CFG_DMA_CTL_SELECT
158 | BIOS_CFG_DMA_CTL_READ;
159
160 access.address = cpu_to_be64((uint64_t)(uint32_t)buf);
161 access.length = cpu_to_be32(len);
162 access.control = cpu_to_be32(control);
163
164 barrier();
165
166 outl(cpu_to_be32((uint32_t)&access), BIOS_CFG_DMA_ADDR_LOW);
167
168 while (be32_to_cpu(access.control) & ~BIOS_CFG_DMA_CTL_ERROR) {
169 barrier();
170 }
171}
172
173
174static uint32_t get_e801_addr(void)
175{
176 uint16_t ax, bx, cx, dx;
177 uint32_t ret;
178
179 asm("int $0x15\n"
180 : "=a"(ax), "=b"(bx), "=c"(cx), "=d"(dx)
181 : "a"(0xe801), "b"(0), "c"(0), "d"(0));
182
183
184
185
186 if (cx == 0 && dx == 0) {
187 cx = ax;
188 dx = bx;
189 }
190
191 if (dx) {
192
193
194
195 ret = ((uint32_t)dx + 256 ) << 16;
196 } else {
197
198
199
200
201
202
203
204 ret = ((uint32_t)cx + 1024 ) << 10;
205 }
206
207 return ret;
208}
209
210
211extern void load_kernel(void) asm("load_kernel");
212
213void load_kernel(void)
214{
215 void *setup_addr;
216 void *initrd_addr;
217 void *kernel_addr;
218 void *cmdline_addr;
219 uint32_t setup_size;
220 uint32_t initrd_size;
221 uint32_t kernel_size;
222 uint32_t cmdline_size;
223 uint32_t initrd_end_page, max_allowed_page;
224 uint32_t segment_addr, stack_addr;
225
226 bios_cfg_read_entry(&setup_addr, FW_CFG_SETUP_ADDR, 4);
227 bios_cfg_read_entry(&setup_size, FW_CFG_SETUP_SIZE, 4);
228 bios_cfg_read_entry(setup_addr, FW_CFG_SETUP_DATA, setup_size);
229
230 set_es(setup_addr);
231
232
233 if (readw_es(0x206) < 0x203) {
234
235 writel_es(0x22c, 0x37ffffff);
236 }
237
238 bios_cfg_read_entry(&initrd_addr, FW_CFG_INITRD_ADDR, 4);
239 bios_cfg_read_entry(&initrd_size, FW_CFG_INITRD_SIZE, 4);
240
241 initrd_end_page = ((uint32_t)(initrd_addr + initrd_size) & -4096);
242 max_allowed_page = (readl_es(0x22c) & -4096);
243
244 if (initrd_end_page != 0 && max_allowed_page != 0 &&
245 initrd_end_page != max_allowed_page) {
246
247
248
249 initrd_addr = (void *)((get_e801_addr() - initrd_size) & -4096);
250 writel_es(0x218, (uint32_t)initrd_addr);
251
252 }
253
254 bios_cfg_read_entry(initrd_addr, FW_CFG_INITRD_DATA, initrd_size);
255
256 bios_cfg_read_entry(&kernel_addr, FW_CFG_KERNEL_ADDR, 4);
257 bios_cfg_read_entry(&kernel_size, FW_CFG_KERNEL_SIZE, 4);
258 bios_cfg_read_entry(kernel_addr, FW_CFG_KERNEL_DATA, kernel_size);
259
260 bios_cfg_read_entry(&cmdline_addr, FW_CFG_CMDLINE_ADDR, 4);
261 bios_cfg_read_entry(&cmdline_size, FW_CFG_CMDLINE_SIZE, 4);
262 bios_cfg_read_entry(cmdline_addr, FW_CFG_CMDLINE_DATA, cmdline_size);
263
264
265 segment_addr = ((uint32_t)setup_addr >> 4);
266 stack_addr = (uint32_t)(cmdline_addr - setup_addr - 16);
267
268
269
270
271 asm("movw %%ax, %%ds\n"
272 "movw %%ax, %%es\n"
273 "movw %%ax, %%fs\n"
274 "movw %%ax, %%gs\n"
275 "movw %%ax, %%ss\n"
276 "movl %%ebx, %%esp\n"
277 "addw $0x20, %%ax\n"
278 "pushw %%ax\n"
279 "pushw $0\n"
280
281 "xor %%ebx, %%ebx\n"
282 "xor %%ecx, %%ecx\n"
283 "xor %%edx, %%edx\n"
284 "xor %%edi, %%edi\n"
285 "xor %%ebp, %%ebp\n"
286 "lretw\n"
287 : : "a"(segment_addr), "b"(stack_addr));
288}
289