qemu/include/hw/arm/armv7m.h
<<
>>
Prefs
   1/*
   2 * ARMv7M CPU object
   3 *
   4 * Copyright (c) 2017 Linaro Ltd
   5 * Written by Peter Maydell <peter.maydell@linaro.org>
   6 *
   7 * This code is licensed under the GPL version 2 or later.
   8 */
   9
  10#ifndef HW_ARM_ARMV7M_H
  11#define HW_ARM_ARMV7M_H
  12
  13#include "hw/sysbus.h"
  14#include "hw/intc/armv7m_nvic.h"
  15#include "target/arm/idau.h"
  16
  17#define TYPE_BITBAND "ARM,bitband-memory"
  18#define BITBAND(obj) OBJECT_CHECK(BitBandState, (obj), TYPE_BITBAND)
  19
  20typedef struct {
  21    /*< private >*/
  22    SysBusDevice parent_obj;
  23    /*< public >*/
  24
  25    AddressSpace source_as;
  26    MemoryRegion iomem;
  27    uint32_t base;
  28    MemoryRegion *source_memory;
  29} BitBandState;
  30
  31#define TYPE_ARMV7M "armv7m"
  32#define ARMV7M(obj) OBJECT_CHECK(ARMv7MState, (obj), TYPE_ARMV7M)
  33
  34#define ARMV7M_NUM_BITBANDS 2
  35
  36/* ARMv7M container object.
  37 * + Unnamed GPIO input lines: external IRQ lines for the NVIC
  38 * + Named GPIO output SYSRESETREQ: signalled for guest AIRCR.SYSRESETREQ
  39 * + Property "cpu-type": CPU type to instantiate
  40 * + Property "num-irq": number of external IRQ lines
  41 * + Property "memory": MemoryRegion defining the physical address space
  42 *   that CPU accesses see. (The NVIC, bitbanding and other CPU-internal
  43 *   devices will be automatically layered on top of this view.)
  44 * + Property "idau": IDAU interface (forwarded to CPU object)
  45 * + Property "init-svtor": secure VTOR reset value (forwarded to CPU object)
  46 */
  47typedef struct ARMv7MState {
  48    /*< private >*/
  49    SysBusDevice parent_obj;
  50    /*< public >*/
  51    NVICState nvic;
  52    BitBandState bitband[ARMV7M_NUM_BITBANDS];
  53    ARMCPU *cpu;
  54
  55    /* MemoryRegion we pass to the CPU, with our devices layered on
  56     * top of the ones the board provides in board_memory.
  57     */
  58    MemoryRegion container;
  59
  60    /* Properties */
  61    char *cpu_type;
  62    /* MemoryRegion the board provides to us (with its devices, RAM, etc) */
  63    MemoryRegion *board_memory;
  64    Object *idau;
  65    uint32_t init_svtor;
  66} ARMv7MState;
  67
  68#endif
  69