1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21#include "qemu/osdep.h"
22#include "qapi/error.h"
23#include "cpu.h"
24#include "internal.h"
25#include "kvm_mips.h"
26#include "qemu-common.h"
27#include "sysemu/kvm.h"
28#include "exec/exec-all.h"
29
30
31static void mips_cpu_set_pc(CPUState *cs, vaddr value)
32{
33 MIPSCPU *cpu = MIPS_CPU(cs);
34 CPUMIPSState *env = &cpu->env;
35
36 env->active_tc.PC = value & ~(target_ulong)1;
37 if (value & 1) {
38 env->hflags |= MIPS_HFLAG_M16;
39 } else {
40 env->hflags &= ~(MIPS_HFLAG_M16);
41 }
42}
43
44static void mips_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
45{
46 MIPSCPU *cpu = MIPS_CPU(cs);
47 CPUMIPSState *env = &cpu->env;
48
49 env->active_tc.PC = tb->pc;
50 env->hflags &= ~MIPS_HFLAG_BMASK;
51 env->hflags |= tb->flags & MIPS_HFLAG_BMASK;
52}
53
54static bool mips_cpu_has_work(CPUState *cs)
55{
56 MIPSCPU *cpu = MIPS_CPU(cs);
57 CPUMIPSState *env = &cpu->env;
58 bool has_work = false;
59
60
61
62
63 if ((cs->interrupt_request & CPU_INTERRUPT_HARD) &&
64 cpu_mips_hw_interrupts_pending(env)) {
65 if (cpu_mips_hw_interrupts_enabled(env) ||
66 (env->insn_flags & ISA_MIPS32R6)) {
67 has_work = true;
68 }
69 }
70
71
72 if (env->CP0_Config3 & (1 << CP0C3_MT)) {
73
74
75 if (cs->interrupt_request & CPU_INTERRUPT_WAKE) {
76 has_work = true;
77 }
78
79 if (!mips_vpe_active(env)) {
80 has_work = false;
81 }
82 }
83
84 if (env->CP0_Config5 & (1 << CP0C5_VP)) {
85 if (cs->interrupt_request & CPU_INTERRUPT_WAKE) {
86 has_work = true;
87 }
88 if (!mips_vp_active(env)) {
89 has_work = false;
90 }
91 }
92 return has_work;
93}
94
95
96static void mips_cpu_reset(CPUState *s)
97{
98 MIPSCPU *cpu = MIPS_CPU(s);
99 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(cpu);
100 CPUMIPSState *env = &cpu->env;
101
102 mcc->parent_reset(s);
103
104 memset(env, 0, offsetof(CPUMIPSState, end_reset_fields));
105
106 cpu_state_reset(env);
107
108#ifndef CONFIG_USER_ONLY
109 if (kvm_enabled()) {
110 kvm_mips_reset_vcpu(cpu);
111 }
112#endif
113}
114
115static void mips_cpu_disas_set_info(CPUState *s, disassemble_info *info) {
116#ifdef TARGET_WORDS_BIGENDIAN
117 info->print_insn = print_insn_big_mips;
118#else
119 info->print_insn = print_insn_little_mips;
120#endif
121}
122
123static void mips_cpu_realizefn(DeviceState *dev, Error **errp)
124{
125 CPUState *cs = CPU(dev);
126 MIPSCPU *cpu = MIPS_CPU(dev);
127 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(dev);
128 Error *local_err = NULL;
129
130 cpu_exec_realizefn(cs, &local_err);
131 if (local_err != NULL) {
132 error_propagate(errp, local_err);
133 return;
134 }
135
136 cpu_mips_realize_env(&cpu->env);
137
138 cpu_reset(cs);
139 qemu_init_vcpu(cs);
140
141 mcc->parent_realize(dev, errp);
142}
143
144static void mips_cpu_initfn(Object *obj)
145{
146 CPUState *cs = CPU(obj);
147 MIPSCPU *cpu = MIPS_CPU(obj);
148 CPUMIPSState *env = &cpu->env;
149 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(obj);
150
151 cs->env_ptr = env;
152 env->cpu_model = mcc->cpu_def;
153}
154
155static char *mips_cpu_type_name(const char *cpu_model)
156{
157 return g_strdup_printf(MIPS_CPU_TYPE_NAME("%s"), cpu_model);
158}
159
160static ObjectClass *mips_cpu_class_by_name(const char *cpu_model)
161{
162 ObjectClass *oc;
163 char *typename;
164
165 typename = mips_cpu_type_name(cpu_model);
166 oc = object_class_by_name(typename);
167 g_free(typename);
168 return oc;
169}
170
171static void mips_cpu_class_init(ObjectClass *c, void *data)
172{
173 MIPSCPUClass *mcc = MIPS_CPU_CLASS(c);
174 CPUClass *cc = CPU_CLASS(c);
175 DeviceClass *dc = DEVICE_CLASS(c);
176
177 device_class_set_parent_realize(dc, mips_cpu_realizefn,
178 &mcc->parent_realize);
179 mcc->parent_reset = cc->reset;
180 cc->reset = mips_cpu_reset;
181
182 cc->class_by_name = mips_cpu_class_by_name;
183 cc->has_work = mips_cpu_has_work;
184 cc->do_interrupt = mips_cpu_do_interrupt;
185 cc->cpu_exec_interrupt = mips_cpu_exec_interrupt;
186 cc->dump_state = mips_cpu_dump_state;
187 cc->set_pc = mips_cpu_set_pc;
188 cc->synchronize_from_tb = mips_cpu_synchronize_from_tb;
189 cc->gdb_read_register = mips_cpu_gdb_read_register;
190 cc->gdb_write_register = mips_cpu_gdb_write_register;
191#ifdef CONFIG_USER_ONLY
192 cc->handle_mmu_fault = mips_cpu_handle_mmu_fault;
193#else
194 cc->do_unassigned_access = mips_cpu_unassigned_access;
195 cc->do_unaligned_access = mips_cpu_do_unaligned_access;
196 cc->get_phys_page_debug = mips_cpu_get_phys_page_debug;
197 cc->vmsd = &vmstate_mips_cpu;
198#endif
199 cc->disas_set_info = mips_cpu_disas_set_info;
200#ifdef CONFIG_TCG
201 cc->tcg_initialize = mips_tcg_init;
202#endif
203
204 cc->gdb_num_core_regs = 73;
205 cc->gdb_stop_before_watchpoint = true;
206}
207
208static const TypeInfo mips_cpu_type_info = {
209 .name = TYPE_MIPS_CPU,
210 .parent = TYPE_CPU,
211 .instance_size = sizeof(MIPSCPU),
212 .instance_init = mips_cpu_initfn,
213 .abstract = true,
214 .class_size = sizeof(MIPSCPUClass),
215 .class_init = mips_cpu_class_init,
216};
217
218static void mips_cpu_cpudef_class_init(ObjectClass *oc, void *data)
219{
220 MIPSCPUClass *mcc = MIPS_CPU_CLASS(oc);
221 mcc->cpu_def = data;
222}
223
224static void mips_register_cpudef_type(const struct mips_def_t *def)
225{
226 char *typename = mips_cpu_type_name(def->name);
227 TypeInfo ti = {
228 .name = typename,
229 .parent = TYPE_MIPS_CPU,
230 .class_init = mips_cpu_cpudef_class_init,
231 .class_data = (void *)def,
232 };
233
234 type_register(&ti);
235 g_free(typename);
236}
237
238static void mips_cpu_register_types(void)
239{
240 int i;
241
242 type_register_static(&mips_cpu_type_info);
243 for (i = 0; i < mips_defs_number; i++) {
244 mips_register_cpudef_type(&mips_defs[i]);
245 }
246}
247
248type_init(mips_cpu_register_types)
249
