1
2
3
4
5
6
7
8
9
10
11
12
13
14#include "qemu/osdep.h"
15#include "qemu-common.h"
16#include "qemu/iov.h"
17#include "trace.h"
18#include "hw/virtio/virtio.h"
19#include "hw/virtio/virtio-gpu.h"
20
21#ifdef CONFIG_VIRGL
22
23#include <virglrenderer.h>
24
25static struct virgl_renderer_callbacks virtio_gpu_3d_cbs;
26
27static void virgl_cmd_create_resource_2d(VirtIOGPU *g,
28 struct virtio_gpu_ctrl_command *cmd)
29{
30 struct virtio_gpu_resource_create_2d c2d;
31 struct virgl_renderer_resource_create_args args;
32
33 VIRTIO_GPU_FILL_CMD(c2d);
34 trace_virtio_gpu_cmd_res_create_2d(c2d.resource_id, c2d.format,
35 c2d.width, c2d.height);
36
37 args.handle = c2d.resource_id;
38 args.target = 2;
39 args.format = c2d.format;
40 args.bind = (1 << 1);
41 args.width = c2d.width;
42 args.height = c2d.height;
43 args.depth = 1;
44 args.array_size = 1;
45 args.last_level = 0;
46 args.nr_samples = 0;
47 args.flags = VIRTIO_GPU_RESOURCE_FLAG_Y_0_TOP;
48 virgl_renderer_resource_create(&args, NULL, 0);
49}
50
51static void virgl_cmd_create_resource_3d(VirtIOGPU *g,
52 struct virtio_gpu_ctrl_command *cmd)
53{
54 struct virtio_gpu_resource_create_3d c3d;
55 struct virgl_renderer_resource_create_args args;
56
57 VIRTIO_GPU_FILL_CMD(c3d);
58 trace_virtio_gpu_cmd_res_create_3d(c3d.resource_id, c3d.format,
59 c3d.width, c3d.height, c3d.depth);
60
61 args.handle = c3d.resource_id;
62 args.target = c3d.target;
63 args.format = c3d.format;
64 args.bind = c3d.bind;
65 args.width = c3d.width;
66 args.height = c3d.height;
67 args.depth = c3d.depth;
68 args.array_size = c3d.array_size;
69 args.last_level = c3d.last_level;
70 args.nr_samples = c3d.nr_samples;
71 args.flags = c3d.flags;
72 virgl_renderer_resource_create(&args, NULL, 0);
73}
74
75static void virgl_cmd_resource_unref(VirtIOGPU *g,
76 struct virtio_gpu_ctrl_command *cmd)
77{
78 struct virtio_gpu_resource_unref unref;
79 struct iovec *res_iovs = NULL;
80 int num_iovs = 0;
81
82 VIRTIO_GPU_FILL_CMD(unref);
83 trace_virtio_gpu_cmd_res_unref(unref.resource_id);
84
85 virgl_renderer_resource_detach_iov(unref.resource_id,
86 &res_iovs,
87 &num_iovs);
88 if (res_iovs != NULL && num_iovs != 0) {
89 virtio_gpu_cleanup_mapping_iov(g, res_iovs, num_iovs);
90 }
91 virgl_renderer_resource_unref(unref.resource_id);
92}
93
94static void virgl_cmd_context_create(VirtIOGPU *g,
95 struct virtio_gpu_ctrl_command *cmd)
96{
97 struct virtio_gpu_ctx_create cc;
98
99 VIRTIO_GPU_FILL_CMD(cc);
100 trace_virtio_gpu_cmd_ctx_create(cc.hdr.ctx_id,
101 cc.debug_name);
102
103 virgl_renderer_context_create(cc.hdr.ctx_id, cc.nlen,
104 cc.debug_name);
105}
106
107static void virgl_cmd_context_destroy(VirtIOGPU *g,
108 struct virtio_gpu_ctrl_command *cmd)
109{
110 struct virtio_gpu_ctx_destroy cd;
111
112 VIRTIO_GPU_FILL_CMD(cd);
113 trace_virtio_gpu_cmd_ctx_destroy(cd.hdr.ctx_id);
114
115 virgl_renderer_context_destroy(cd.hdr.ctx_id);
116}
117
118static void virtio_gpu_rect_update(VirtIOGPU *g, int idx, int x, int y,
119 int width, int height)
120{
121 if (!g->scanout[idx].con) {
122 return;
123 }
124
125 dpy_gl_update(g->scanout[idx].con, x, y, width, height);
126}
127
128static void virgl_cmd_resource_flush(VirtIOGPU *g,
129 struct virtio_gpu_ctrl_command *cmd)
130{
131 struct virtio_gpu_resource_flush rf;
132 int i;
133
134 VIRTIO_GPU_FILL_CMD(rf);
135 trace_virtio_gpu_cmd_res_flush(rf.resource_id,
136 rf.r.width, rf.r.height, rf.r.x, rf.r.y);
137
138 for (i = 0; i < g->conf.max_outputs; i++) {
139 if (g->scanout[i].resource_id != rf.resource_id) {
140 continue;
141 }
142 virtio_gpu_rect_update(g, i, rf.r.x, rf.r.y, rf.r.width, rf.r.height);
143 }
144}
145
146static void virgl_cmd_set_scanout(VirtIOGPU *g,
147 struct virtio_gpu_ctrl_command *cmd)
148{
149 struct virtio_gpu_set_scanout ss;
150 struct virgl_renderer_resource_info info;
151 int ret;
152
153 VIRTIO_GPU_FILL_CMD(ss);
154 trace_virtio_gpu_cmd_set_scanout(ss.scanout_id, ss.resource_id,
155 ss.r.width, ss.r.height, ss.r.x, ss.r.y);
156
157 if (ss.scanout_id >= g->conf.max_outputs) {
158 qemu_log_mask(LOG_GUEST_ERROR, "%s: illegal scanout id specified %d",
159 __func__, ss.scanout_id);
160 cmd->error = VIRTIO_GPU_RESP_ERR_INVALID_SCANOUT_ID;
161 return;
162 }
163 g->enable = 1;
164
165 memset(&info, 0, sizeof(info));
166
167 if (ss.resource_id && ss.r.width && ss.r.height) {
168 ret = virgl_renderer_resource_get_info(ss.resource_id, &info);
169 if (ret == -1) {
170 qemu_log_mask(LOG_GUEST_ERROR,
171 "%s: illegal resource specified %d\n",
172 __func__, ss.resource_id);
173 cmd->error = VIRTIO_GPU_RESP_ERR_INVALID_RESOURCE_ID;
174 return;
175 }
176 qemu_console_resize(g->scanout[ss.scanout_id].con,
177 ss.r.width, ss.r.height);
178 virgl_renderer_force_ctx_0();
179 dpy_gl_scanout_texture(g->scanout[ss.scanout_id].con, info.tex_id,
180 info.flags & 1 ,
181 info.width, info.height,
182 ss.r.x, ss.r.y, ss.r.width, ss.r.height);
183 } else {
184 if (ss.scanout_id != 0) {
185 dpy_gfx_replace_surface(g->scanout[ss.scanout_id].con, NULL);
186 }
187 dpy_gl_scanout_disable(g->scanout[ss.scanout_id].con);
188 }
189 g->scanout[ss.scanout_id].resource_id = ss.resource_id;
190}
191
192static void virgl_cmd_submit_3d(VirtIOGPU *g,
193 struct virtio_gpu_ctrl_command *cmd)
194{
195 struct virtio_gpu_cmd_submit cs;
196 void *buf;
197 size_t s;
198
199 VIRTIO_GPU_FILL_CMD(cs);
200 trace_virtio_gpu_cmd_ctx_submit(cs.hdr.ctx_id, cs.size);
201
202 buf = g_malloc(cs.size);
203 s = iov_to_buf(cmd->elem.out_sg, cmd->elem.out_num,
204 sizeof(cs), buf, cs.size);
205 if (s != cs.size) {
206 qemu_log_mask(LOG_GUEST_ERROR, "%s: size mismatch (%zd/%d)",
207 __func__, s, cs.size);
208 cmd->error = VIRTIO_GPU_RESP_ERR_INVALID_PARAMETER;
209 goto out;
210 }
211
212 if (virtio_gpu_stats_enabled(g->conf)) {
213 g->stats.req_3d++;
214 g->stats.bytes_3d += cs.size;
215 }
216
217 virgl_renderer_submit_cmd(buf, cs.hdr.ctx_id, cs.size / 4);
218
219out:
220 g_free(buf);
221}
222
223static void virgl_cmd_transfer_to_host_2d(VirtIOGPU *g,
224 struct virtio_gpu_ctrl_command *cmd)
225{
226 struct virtio_gpu_transfer_to_host_2d t2d;
227 struct virtio_gpu_box box;
228
229 VIRTIO_GPU_FILL_CMD(t2d);
230 trace_virtio_gpu_cmd_res_xfer_toh_2d(t2d.resource_id);
231
232 box.x = t2d.r.x;
233 box.y = t2d.r.y;
234 box.z = 0;
235 box.w = t2d.r.width;
236 box.h = t2d.r.height;
237 box.d = 1;
238
239 virgl_renderer_transfer_write_iov(t2d.resource_id,
240 0,
241 0,
242 0,
243 0,
244 (struct virgl_box *)&box,
245 t2d.offset, NULL, 0);
246}
247
248static void virgl_cmd_transfer_to_host_3d(VirtIOGPU *g,
249 struct virtio_gpu_ctrl_command *cmd)
250{
251 struct virtio_gpu_transfer_host_3d t3d;
252
253 VIRTIO_GPU_FILL_CMD(t3d);
254 trace_virtio_gpu_cmd_res_xfer_toh_3d(t3d.resource_id);
255
256 virgl_renderer_transfer_write_iov(t3d.resource_id,
257 t3d.hdr.ctx_id,
258 t3d.level,
259 t3d.stride,
260 t3d.layer_stride,
261 (struct virgl_box *)&t3d.box,
262 t3d.offset, NULL, 0);
263}
264
265static void
266virgl_cmd_transfer_from_host_3d(VirtIOGPU *g,
267 struct virtio_gpu_ctrl_command *cmd)
268{
269 struct virtio_gpu_transfer_host_3d tf3d;
270
271 VIRTIO_GPU_FILL_CMD(tf3d);
272 trace_virtio_gpu_cmd_res_xfer_fromh_3d(tf3d.resource_id);
273
274 virgl_renderer_transfer_read_iov(tf3d.resource_id,
275 tf3d.hdr.ctx_id,
276 tf3d.level,
277 tf3d.stride,
278 tf3d.layer_stride,
279 (struct virgl_box *)&tf3d.box,
280 tf3d.offset, NULL, 0);
281}
282
283
284static void virgl_resource_attach_backing(VirtIOGPU *g,
285 struct virtio_gpu_ctrl_command *cmd)
286{
287 struct virtio_gpu_resource_attach_backing att_rb;
288 struct iovec *res_iovs;
289 int ret;
290
291 VIRTIO_GPU_FILL_CMD(att_rb);
292 trace_virtio_gpu_cmd_res_back_attach(att_rb.resource_id);
293
294 ret = virtio_gpu_create_mapping_iov(g, &att_rb, cmd, NULL, &res_iovs);
295 if (ret != 0) {
296 cmd->error = VIRTIO_GPU_RESP_ERR_UNSPEC;
297 return;
298 }
299
300 ret = virgl_renderer_resource_attach_iov(att_rb.resource_id,
301 res_iovs, att_rb.nr_entries);
302
303 if (ret != 0)
304 virtio_gpu_cleanup_mapping_iov(g, res_iovs, att_rb.nr_entries);
305}
306
307static void virgl_resource_detach_backing(VirtIOGPU *g,
308 struct virtio_gpu_ctrl_command *cmd)
309{
310 struct virtio_gpu_resource_detach_backing detach_rb;
311 struct iovec *res_iovs = NULL;
312 int num_iovs = 0;
313
314 VIRTIO_GPU_FILL_CMD(detach_rb);
315 trace_virtio_gpu_cmd_res_back_detach(detach_rb.resource_id);
316
317 virgl_renderer_resource_detach_iov(detach_rb.resource_id,
318 &res_iovs,
319 &num_iovs);
320 if (res_iovs == NULL || num_iovs == 0) {
321 return;
322 }
323 virtio_gpu_cleanup_mapping_iov(g, res_iovs, num_iovs);
324}
325
326
327static void virgl_cmd_ctx_attach_resource(VirtIOGPU *g,
328 struct virtio_gpu_ctrl_command *cmd)
329{
330 struct virtio_gpu_ctx_resource att_res;
331
332 VIRTIO_GPU_FILL_CMD(att_res);
333 trace_virtio_gpu_cmd_ctx_res_attach(att_res.hdr.ctx_id,
334 att_res.resource_id);
335
336 virgl_renderer_ctx_attach_resource(att_res.hdr.ctx_id, att_res.resource_id);
337}
338
339static void virgl_cmd_ctx_detach_resource(VirtIOGPU *g,
340 struct virtio_gpu_ctrl_command *cmd)
341{
342 struct virtio_gpu_ctx_resource det_res;
343
344 VIRTIO_GPU_FILL_CMD(det_res);
345 trace_virtio_gpu_cmd_ctx_res_detach(det_res.hdr.ctx_id,
346 det_res.resource_id);
347
348 virgl_renderer_ctx_detach_resource(det_res.hdr.ctx_id, det_res.resource_id);
349}
350
351static void virgl_cmd_get_capset_info(VirtIOGPU *g,
352 struct virtio_gpu_ctrl_command *cmd)
353{
354 struct virtio_gpu_get_capset_info info;
355 struct virtio_gpu_resp_capset_info resp;
356
357 VIRTIO_GPU_FILL_CMD(info);
358
359 memset(&resp, 0, sizeof(resp));
360 if (info.capset_index == 0) {
361 resp.capset_id = VIRTIO_GPU_CAPSET_VIRGL;
362 virgl_renderer_get_cap_set(resp.capset_id,
363 &resp.capset_max_version,
364 &resp.capset_max_size);
365 } else if (info.capset_index == 1) {
366 resp.capset_id = VIRTIO_GPU_CAPSET_VIRGL2;
367 virgl_renderer_get_cap_set(resp.capset_id,
368 &resp.capset_max_version,
369 &resp.capset_max_size);
370 } else {
371 resp.capset_max_version = 0;
372 resp.capset_max_size = 0;
373 }
374 resp.hdr.type = VIRTIO_GPU_RESP_OK_CAPSET_INFO;
375 virtio_gpu_ctrl_response(g, cmd, &resp.hdr, sizeof(resp));
376}
377
378static void virgl_cmd_get_capset(VirtIOGPU *g,
379 struct virtio_gpu_ctrl_command *cmd)
380{
381 struct virtio_gpu_get_capset gc;
382 struct virtio_gpu_resp_capset *resp;
383 uint32_t max_ver, max_size;
384 VIRTIO_GPU_FILL_CMD(gc);
385
386 virgl_renderer_get_cap_set(gc.capset_id, &max_ver,
387 &max_size);
388 if (!max_size) {
389 cmd->error = VIRTIO_GPU_RESP_ERR_INVALID_PARAMETER;
390 return;
391 }
392
393 resp = g_malloc0(sizeof(*resp) + max_size);
394 resp->hdr.type = VIRTIO_GPU_RESP_OK_CAPSET;
395 virgl_renderer_fill_caps(gc.capset_id,
396 gc.capset_version,
397 (void *)resp->capset_data);
398 virtio_gpu_ctrl_response(g, cmd, &resp->hdr, sizeof(*resp) + max_size);
399 g_free(resp);
400}
401
402void virtio_gpu_virgl_process_cmd(VirtIOGPU *g,
403 struct virtio_gpu_ctrl_command *cmd)
404{
405 VIRTIO_GPU_FILL_CMD(cmd->cmd_hdr);
406
407 virgl_renderer_force_ctx_0();
408 switch (cmd->cmd_hdr.type) {
409 case VIRTIO_GPU_CMD_CTX_CREATE:
410 virgl_cmd_context_create(g, cmd);
411 break;
412 case VIRTIO_GPU_CMD_CTX_DESTROY:
413 virgl_cmd_context_destroy(g, cmd);
414 break;
415 case VIRTIO_GPU_CMD_RESOURCE_CREATE_2D:
416 virgl_cmd_create_resource_2d(g, cmd);
417 break;
418 case VIRTIO_GPU_CMD_RESOURCE_CREATE_3D:
419 virgl_cmd_create_resource_3d(g, cmd);
420 break;
421 case VIRTIO_GPU_CMD_SUBMIT_3D:
422 virgl_cmd_submit_3d(g, cmd);
423 break;
424 case VIRTIO_GPU_CMD_TRANSFER_TO_HOST_2D:
425 virgl_cmd_transfer_to_host_2d(g, cmd);
426 break;
427 case VIRTIO_GPU_CMD_TRANSFER_TO_HOST_3D:
428 virgl_cmd_transfer_to_host_3d(g, cmd);
429 break;
430 case VIRTIO_GPU_CMD_TRANSFER_FROM_HOST_3D:
431 virgl_cmd_transfer_from_host_3d(g, cmd);
432 break;
433 case VIRTIO_GPU_CMD_RESOURCE_ATTACH_BACKING:
434 virgl_resource_attach_backing(g, cmd);
435 break;
436 case VIRTIO_GPU_CMD_RESOURCE_DETACH_BACKING:
437 virgl_resource_detach_backing(g, cmd);
438 break;
439 case VIRTIO_GPU_CMD_SET_SCANOUT:
440 virgl_cmd_set_scanout(g, cmd);
441 break;
442 case VIRTIO_GPU_CMD_RESOURCE_FLUSH:
443 virgl_cmd_resource_flush(g, cmd);
444 break;
445 case VIRTIO_GPU_CMD_RESOURCE_UNREF:
446 virgl_cmd_resource_unref(g, cmd);
447 break;
448 case VIRTIO_GPU_CMD_CTX_ATTACH_RESOURCE:
449
450 virgl_cmd_ctx_attach_resource(g, cmd);
451 break;
452 case VIRTIO_GPU_CMD_CTX_DETACH_RESOURCE:
453
454 virgl_cmd_ctx_detach_resource(g, cmd);
455 break;
456 case VIRTIO_GPU_CMD_GET_CAPSET_INFO:
457 virgl_cmd_get_capset_info(g, cmd);
458 break;
459 case VIRTIO_GPU_CMD_GET_CAPSET:
460 virgl_cmd_get_capset(g, cmd);
461 break;
462
463 case VIRTIO_GPU_CMD_GET_DISPLAY_INFO:
464 virtio_gpu_get_display_info(g, cmd);
465 break;
466 case VIRTIO_GPU_CMD_GET_EDID:
467 virtio_gpu_get_edid(g, cmd);
468 break;
469 default:
470 cmd->error = VIRTIO_GPU_RESP_ERR_UNSPEC;
471 break;
472 }
473
474 if (cmd->finished) {
475 return;
476 }
477 if (cmd->error) {
478 fprintf(stderr, "%s: ctrl 0x%x, error 0x%x\n", __func__,
479 cmd->cmd_hdr.type, cmd->error);
480 virtio_gpu_ctrl_response_nodata(g, cmd, cmd->error);
481 return;
482 }
483 if (!(cmd->cmd_hdr.flags & VIRTIO_GPU_FLAG_FENCE)) {
484 virtio_gpu_ctrl_response_nodata(g, cmd, VIRTIO_GPU_RESP_OK_NODATA);
485 return;
486 }
487
488 trace_virtio_gpu_fence_ctrl(cmd->cmd_hdr.fence_id, cmd->cmd_hdr.type);
489 virgl_renderer_create_fence(cmd->cmd_hdr.fence_id, cmd->cmd_hdr.type);
490}
491
492static void virgl_write_fence(void *opaque, uint32_t fence)
493{
494 VirtIOGPU *g = opaque;
495 struct virtio_gpu_ctrl_command *cmd, *tmp;
496
497 QTAILQ_FOREACH_SAFE(cmd, &g->fenceq, next, tmp) {
498
499
500
501
502 if (cmd->cmd_hdr.fence_id > fence) {
503 continue;
504 }
505 trace_virtio_gpu_fence_resp(cmd->cmd_hdr.fence_id);
506 virtio_gpu_ctrl_response_nodata(g, cmd, VIRTIO_GPU_RESP_OK_NODATA);
507 QTAILQ_REMOVE(&g->fenceq, cmd, next);
508 g_free(cmd);
509 g->inflight--;
510 if (virtio_gpu_stats_enabled(g->conf)) {
511 fprintf(stderr, "inflight: %3d (-)\r", g->inflight);
512 }
513 }
514}
515
516static virgl_renderer_gl_context
517virgl_create_context(void *opaque, int scanout_idx,
518 struct virgl_renderer_gl_ctx_param *params)
519{
520 VirtIOGPU *g = opaque;
521 QEMUGLContext ctx;
522 QEMUGLParams qparams;
523
524 qparams.major_ver = params->major_ver;
525 qparams.minor_ver = params->minor_ver;
526
527 ctx = dpy_gl_ctx_create(g->scanout[scanout_idx].con, &qparams);
528 return (virgl_renderer_gl_context)ctx;
529}
530
531static void virgl_destroy_context(void *opaque, virgl_renderer_gl_context ctx)
532{
533 VirtIOGPU *g = opaque;
534 QEMUGLContext qctx = (QEMUGLContext)ctx;
535
536 dpy_gl_ctx_destroy(g->scanout[0].con, qctx);
537}
538
539static int virgl_make_context_current(void *opaque, int scanout_idx,
540 virgl_renderer_gl_context ctx)
541{
542 VirtIOGPU *g = opaque;
543 QEMUGLContext qctx = (QEMUGLContext)ctx;
544
545 return dpy_gl_ctx_make_current(g->scanout[scanout_idx].con, qctx);
546}
547
548static struct virgl_renderer_callbacks virtio_gpu_3d_cbs = {
549 .version = 1,
550 .write_fence = virgl_write_fence,
551 .create_gl_context = virgl_create_context,
552 .destroy_gl_context = virgl_destroy_context,
553 .make_current = virgl_make_context_current,
554};
555
556static void virtio_gpu_print_stats(void *opaque)
557{
558 VirtIOGPU *g = opaque;
559
560 if (g->stats.requests) {
561 fprintf(stderr, "stats: vq req %4d, %3d -- 3D %4d (%5d)\n",
562 g->stats.requests,
563 g->stats.max_inflight,
564 g->stats.req_3d,
565 g->stats.bytes_3d);
566 g->stats.requests = 0;
567 g->stats.max_inflight = 0;
568 g->stats.req_3d = 0;
569 g->stats.bytes_3d = 0;
570 } else {
571 fprintf(stderr, "stats: idle\r");
572 }
573 timer_mod(g->print_stats, qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL) + 1000);
574}
575
576static void virtio_gpu_fence_poll(void *opaque)
577{
578 VirtIOGPU *g = opaque;
579
580 virgl_renderer_poll();
581 virtio_gpu_process_cmdq(g);
582 if (!QTAILQ_EMPTY(&g->cmdq) || !QTAILQ_EMPTY(&g->fenceq)) {
583 timer_mod(g->fence_poll, qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL) + 10);
584 }
585}
586
587void virtio_gpu_virgl_fence_poll(VirtIOGPU *g)
588{
589 virtio_gpu_fence_poll(g);
590}
591
592void virtio_gpu_virgl_reset(VirtIOGPU *g)
593{
594 int i;
595
596
597 for (i = 0; i < g->conf.max_outputs; i++) {
598 if (i != 0) {
599 dpy_gfx_replace_surface(g->scanout[i].con, NULL);
600 }
601 dpy_gl_scanout_disable(g->scanout[i].con);
602 }
603}
604
605int virtio_gpu_virgl_init(VirtIOGPU *g)
606{
607 int ret;
608
609 ret = virgl_renderer_init(g, 0, &virtio_gpu_3d_cbs);
610 if (ret != 0) {
611 return ret;
612 }
613
614 g->fence_poll = timer_new_ms(QEMU_CLOCK_VIRTUAL,
615 virtio_gpu_fence_poll, g);
616
617 if (virtio_gpu_stats_enabled(g->conf)) {
618 g->print_stats = timer_new_ms(QEMU_CLOCK_VIRTUAL,
619 virtio_gpu_print_stats, g);
620 timer_mod(g->print_stats, qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL) + 1000);
621 }
622 return 0;
623}
624
625int virtio_gpu_virgl_get_num_capsets(VirtIOGPU *g)
626{
627 uint32_t capset2_max_ver, capset2_max_size;
628 virgl_renderer_get_cap_set(VIRTIO_GPU_CAPSET_VIRGL2,
629 &capset2_max_ver,
630 &capset2_max_size);
631
632 return capset2_max_ver ? 2 : 1;
633}
634
635#endif
636
