1
2
3
4
5
6
7
8
9#ifndef HW_SPAPR_CPU_CORE_H
10#define HW_SPAPR_CPU_CORE_H
11
12#include "hw/qdev.h"
13#include "hw/cpu/core.h"
14#include "target/ppc/cpu-qom.h"
15#include "target/ppc/cpu.h"
16
17#define TYPE_SPAPR_CPU_CORE "spapr-cpu-core"
18#define SPAPR_CPU_CORE(obj) \
19 OBJECT_CHECK(SpaprCpuCore, (obj), TYPE_SPAPR_CPU_CORE)
20#define SPAPR_CPU_CORE_CLASS(klass) \
21 OBJECT_CLASS_CHECK(SpaprCpuCoreClass, (klass), TYPE_SPAPR_CPU_CORE)
22#define SPAPR_CPU_CORE_GET_CLASS(obj) \
23 OBJECT_GET_CLASS(SpaprCpuCoreClass, (obj), TYPE_SPAPR_CPU_CORE)
24
25#define SPAPR_CPU_CORE_TYPE_NAME(model) model "-" TYPE_SPAPR_CPU_CORE
26
27typedef struct SpaprCpuCore {
28
29 CPUCore parent_obj;
30
31
32 PowerPCCPU **threads;
33 int node_id;
34 bool pre_3_0_migration;
35} SpaprCpuCore;
36
37typedef struct SpaprCpuCoreClass {
38 DeviceClass parent_class;
39 const char *cpu_type;
40} SpaprCpuCoreClass;
41
42const char *spapr_get_cpu_core_type(const char *cpu_type);
43void spapr_cpu_set_entry_state(PowerPCCPU *cpu, target_ulong nip, target_ulong r3);
44
45typedef struct SpaprCpuState {
46 uint64_t vpa_addr;
47 uint64_t slb_shadow_addr, slb_shadow_size;
48 uint64_t dtl_addr, dtl_size;
49 struct ICPState *icp;
50 struct XiveTCTX *tctx;
51} SpaprCpuState;
52
53static inline SpaprCpuState *spapr_cpu_state(PowerPCCPU *cpu)
54{
55 return (SpaprCpuState *)cpu->machine_data;
56}
57
58#endif
59