1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23#include "qemu/osdep.h"
24#include "qemu/main-loop.h"
25#include "hw/hw.h"
26#include "hw/mips/cpudevs.h"
27#include "cpu.h"
28#include "sysemu/kvm.h"
29#include "kvm_mips.h"
30
31static void cpu_mips_irq_request(void *opaque, int irq, int level)
32{
33 MIPSCPU *cpu = opaque;
34 CPUMIPSState *env = &cpu->env;
35 CPUState *cs = CPU(cpu);
36 bool locked = false;
37
38 if (irq < 0 || irq > 7)
39 return;
40
41
42 if (!qemu_mutex_iothread_locked()) {
43 locked = true;
44 qemu_mutex_lock_iothread();
45 }
46
47 if (level) {
48 env->CP0_Cause |= 1 << (irq + CP0Ca_IP);
49
50 if (kvm_enabled() && irq == 2) {
51 kvm_mips_set_interrupt(cpu, irq, level);
52 }
53
54 } else {
55 env->CP0_Cause &= ~(1 << (irq + CP0Ca_IP));
56
57 if (kvm_enabled() && irq == 2) {
58 kvm_mips_set_interrupt(cpu, irq, level);
59 }
60 }
61
62 if (env->CP0_Cause & CP0Ca_IP_mask) {
63 cpu_interrupt(cs, CPU_INTERRUPT_HARD);
64 } else {
65 cpu_reset_interrupt(cs, CPU_INTERRUPT_HARD);
66 }
67
68 if (locked) {
69 qemu_mutex_unlock_iothread();
70 }
71}
72
73void cpu_mips_irq_init_cpu(MIPSCPU *cpu)
74{
75 CPUMIPSState *env = &cpu->env;
76 qemu_irq *qi;
77 int i;
78
79 qi = qemu_allocate_irqs(cpu_mips_irq_request, mips_env_get_cpu(env), 8);
80 for (i = 0; i < 8; i++) {
81 env->irq[i] = qi[i];
82 }
83}
84
85void cpu_mips_soft_irq(CPUMIPSState *env, int irq, int level)
86{
87 if (irq < 0 || irq > 2) {
88 return;
89 }
90
91 qemu_set_irq(env->irq[irq], level);
92}
93