1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25#ifndef TARGET_ARM_INTERNALS_H
26#define TARGET_ARM_INTERNALS_H
27
28#include "hw/registerfields.h"
29
30
31#define BANK_USRSYS 0
32#define BANK_SVC 1
33#define BANK_ABT 2
34#define BANK_UND 3
35#define BANK_IRQ 4
36#define BANK_FIQ 5
37#define BANK_HYP 6
38#define BANK_MON 7
39
40static inline bool excp_is_internal(int excp)
41{
42
43
44
45 return excp == EXCP_INTERRUPT
46 || excp == EXCP_HLT
47 || excp == EXCP_DEBUG
48 || excp == EXCP_HALTED
49 || excp == EXCP_EXCEPTION_EXIT
50 || excp == EXCP_KERNEL_TRAP
51 || excp == EXCP_SEMIHOST;
52}
53
54
55
56
57#define GTIMER_SCALE 16
58
59
60FIELD(V7M_CONTROL, NPRIV, 0, 1)
61FIELD(V7M_CONTROL, SPSEL, 1, 1)
62FIELD(V7M_CONTROL, FPCA, 2, 1)
63FIELD(V7M_CONTROL, SFPA, 3, 1)
64
65
66FIELD(V7M_EXCRET, ES, 0, 1)
67FIELD(V7M_EXCRET, RES0, 1, 1)
68FIELD(V7M_EXCRET, SPSEL, 2, 1)
69FIELD(V7M_EXCRET, MODE, 3, 1)
70FIELD(V7M_EXCRET, FTYPE, 4, 1)
71FIELD(V7M_EXCRET, DCRS, 5, 1)
72FIELD(V7M_EXCRET, S, 6, 1)
73FIELD(V7M_EXCRET, RES1, 7, 25)
74
75
76#define EXC_RETURN_MIN_MAGIC 0xff000000
77
78
79
80#define FNC_RETURN_MIN_MAGIC 0xfefffffe
81
82
83
84
85
86
87
88
89
90
91
92
93
94#define M_FAKE_FSR_NSC_EXEC 0xf
95#define M_FAKE_FSR_SFAULT 0xe
96
97
98
99
100
101
102
103void QEMU_NORETURN raise_exception(CPUARMState *env, uint32_t excp,
104 uint32_t syndrome, uint32_t target_el);
105
106
107
108
109void QEMU_NORETURN raise_exception_ra(CPUARMState *env, uint32_t excp,
110 uint32_t syndrome, uint32_t target_el,
111 uintptr_t ra);
112
113
114
115
116
117
118
119static inline unsigned int aarch64_banked_spsr_index(unsigned int el)
120{
121 static const unsigned int map[4] = {
122 [1] = BANK_SVC,
123 [2] = BANK_HYP,
124 [3] = BANK_MON,
125 };
126 assert(el >= 1 && el <= 3);
127 return map[el];
128}
129
130
131static inline int bank_number(int mode)
132{
133 switch (mode) {
134 case ARM_CPU_MODE_USR:
135 case ARM_CPU_MODE_SYS:
136 return BANK_USRSYS;
137 case ARM_CPU_MODE_SVC:
138 return BANK_SVC;
139 case ARM_CPU_MODE_ABT:
140 return BANK_ABT;
141 case ARM_CPU_MODE_UND:
142 return BANK_UND;
143 case ARM_CPU_MODE_IRQ:
144 return BANK_IRQ;
145 case ARM_CPU_MODE_FIQ:
146 return BANK_FIQ;
147 case ARM_CPU_MODE_HYP:
148 return BANK_HYP;
149 case ARM_CPU_MODE_MON:
150 return BANK_MON;
151 }
152 g_assert_not_reached();
153}
154
155
156
157
158
159
160
161
162
163
164
165
166static inline int r14_bank_number(int mode)
167{
168 return (mode == ARM_CPU_MODE_HYP) ? BANK_USRSYS : bank_number(mode);
169}
170
171void arm_cpu_register_gdb_regs_for_features(ARMCPU *cpu);
172void arm_translate_init(void);
173
174enum arm_fprounding {
175 FPROUNDING_TIEEVEN,
176 FPROUNDING_POSINF,
177 FPROUNDING_NEGINF,
178 FPROUNDING_ZERO,
179 FPROUNDING_TIEAWAY,
180 FPROUNDING_ODD
181};
182
183int arm_rmode_to_sf(int rmode);
184
185static inline void aarch64_save_sp(CPUARMState *env, int el)
186{
187 if (env->pstate & PSTATE_SP) {
188 env->sp_el[el] = env->xregs[31];
189 } else {
190 env->sp_el[0] = env->xregs[31];
191 }
192}
193
194static inline void aarch64_restore_sp(CPUARMState *env, int el)
195{
196 if (env->pstate & PSTATE_SP) {
197 env->xregs[31] = env->sp_el[el];
198 } else {
199 env->xregs[31] = env->sp_el[0];
200 }
201}
202
203static inline void update_spsel(CPUARMState *env, uint32_t imm)
204{
205 unsigned int cur_el = arm_current_el(env);
206
207
208
209 if (!((imm ^ env->pstate) & PSTATE_SP)) {
210 return;
211 }
212 aarch64_save_sp(env, cur_el);
213 env->pstate = deposit32(env->pstate, 0, 1, imm);
214
215
216
217
218 assert(cur_el >= 1 && cur_el <= 3);
219 aarch64_restore_sp(env, cur_el);
220}
221
222
223
224
225
226
227
228
229static inline unsigned int arm_pamax(ARMCPU *cpu)
230{
231 static const unsigned int pamax_map[] = {
232 [0] = 32,
233 [1] = 36,
234 [2] = 40,
235 [3] = 42,
236 [4] = 44,
237 [5] = 48,
238 };
239 unsigned int parange =
240 FIELD_EX64(cpu->isar.id_aa64mmfr0, ID_AA64MMFR0, PARANGE);
241
242
243
244 assert(parange < ARRAY_SIZE(pamax_map));
245 return pamax_map[parange];
246}
247
248
249
250
251
252static inline bool extended_addresses_enabled(CPUARMState *env)
253{
254 TCR *tcr = &env->cp15.tcr_el[arm_is_secure(env) ? 3 : 1];
255 return arm_el_is_aa64(env, 1) ||
256 (arm_feature(env, ARM_FEATURE_LPAE) && (tcr->raw_tcr & TTBCR_EAE));
257}
258
259
260enum arm_exception_class {
261 EC_UNCATEGORIZED = 0x00,
262 EC_WFX_TRAP = 0x01,
263 EC_CP15RTTRAP = 0x03,
264 EC_CP15RRTTRAP = 0x04,
265 EC_CP14RTTRAP = 0x05,
266 EC_CP14DTTRAP = 0x06,
267 EC_ADVSIMDFPACCESSTRAP = 0x07,
268 EC_FPIDTRAP = 0x08,
269 EC_PACTRAP = 0x09,
270 EC_CP14RRTTRAP = 0x0c,
271 EC_BTITRAP = 0x0d,
272 EC_ILLEGALSTATE = 0x0e,
273 EC_AA32_SVC = 0x11,
274 EC_AA32_HVC = 0x12,
275 EC_AA32_SMC = 0x13,
276 EC_AA64_SVC = 0x15,
277 EC_AA64_HVC = 0x16,
278 EC_AA64_SMC = 0x17,
279 EC_SYSTEMREGISTERTRAP = 0x18,
280 EC_SVEACCESSTRAP = 0x19,
281 EC_INSNABORT = 0x20,
282 EC_INSNABORT_SAME_EL = 0x21,
283 EC_PCALIGNMENT = 0x22,
284 EC_DATAABORT = 0x24,
285 EC_DATAABORT_SAME_EL = 0x25,
286 EC_SPALIGNMENT = 0x26,
287 EC_AA32_FPTRAP = 0x28,
288 EC_AA64_FPTRAP = 0x2c,
289 EC_SERROR = 0x2f,
290 EC_BREAKPOINT = 0x30,
291 EC_BREAKPOINT_SAME_EL = 0x31,
292 EC_SOFTWARESTEP = 0x32,
293 EC_SOFTWARESTEP_SAME_EL = 0x33,
294 EC_WATCHPOINT = 0x34,
295 EC_WATCHPOINT_SAME_EL = 0x35,
296 EC_AA32_BKPT = 0x38,
297 EC_VECTORCATCH = 0x3a,
298 EC_AA64_BKPT = 0x3c,
299};
300
301#define ARM_EL_EC_SHIFT 26
302#define ARM_EL_IL_SHIFT 25
303#define ARM_EL_ISV_SHIFT 24
304#define ARM_EL_IL (1 << ARM_EL_IL_SHIFT)
305#define ARM_EL_ISV (1 << ARM_EL_ISV_SHIFT)
306
307static inline uint32_t syn_get_ec(uint32_t syn)
308{
309 return syn >> ARM_EL_EC_SHIFT;
310}
311
312
313
314
315
316
317
318
319
320
321static inline uint32_t syn_uncategorized(void)
322{
323 return (EC_UNCATEGORIZED << ARM_EL_EC_SHIFT) | ARM_EL_IL;
324}
325
326static inline uint32_t syn_aa64_svc(uint32_t imm16)
327{
328 return (EC_AA64_SVC << ARM_EL_EC_SHIFT) | ARM_EL_IL | (imm16 & 0xffff);
329}
330
331static inline uint32_t syn_aa64_hvc(uint32_t imm16)
332{
333 return (EC_AA64_HVC << ARM_EL_EC_SHIFT) | ARM_EL_IL | (imm16 & 0xffff);
334}
335
336static inline uint32_t syn_aa64_smc(uint32_t imm16)
337{
338 return (EC_AA64_SMC << ARM_EL_EC_SHIFT) | ARM_EL_IL | (imm16 & 0xffff);
339}
340
341static inline uint32_t syn_aa32_svc(uint32_t imm16, bool is_16bit)
342{
343 return (EC_AA32_SVC << ARM_EL_EC_SHIFT) | (imm16 & 0xffff)
344 | (is_16bit ? 0 : ARM_EL_IL);
345}
346
347static inline uint32_t syn_aa32_hvc(uint32_t imm16)
348{
349 return (EC_AA32_HVC << ARM_EL_EC_SHIFT) | ARM_EL_IL | (imm16 & 0xffff);
350}
351
352static inline uint32_t syn_aa32_smc(void)
353{
354 return (EC_AA32_SMC << ARM_EL_EC_SHIFT) | ARM_EL_IL;
355}
356
357static inline uint32_t syn_aa64_bkpt(uint32_t imm16)
358{
359 return (EC_AA64_BKPT << ARM_EL_EC_SHIFT) | ARM_EL_IL | (imm16 & 0xffff);
360}
361
362static inline uint32_t syn_aa32_bkpt(uint32_t imm16, bool is_16bit)
363{
364 return (EC_AA32_BKPT << ARM_EL_EC_SHIFT) | (imm16 & 0xffff)
365 | (is_16bit ? 0 : ARM_EL_IL);
366}
367
368static inline uint32_t syn_aa64_sysregtrap(int op0, int op1, int op2,
369 int crn, int crm, int rt,
370 int isread)
371{
372 return (EC_SYSTEMREGISTERTRAP << ARM_EL_EC_SHIFT) | ARM_EL_IL
373 | (op0 << 20) | (op2 << 17) | (op1 << 14) | (crn << 10) | (rt << 5)
374 | (crm << 1) | isread;
375}
376
377static inline uint32_t syn_cp14_rt_trap(int cv, int cond, int opc1, int opc2,
378 int crn, int crm, int rt, int isread,
379 bool is_16bit)
380{
381 return (EC_CP14RTTRAP << ARM_EL_EC_SHIFT)
382 | (is_16bit ? 0 : ARM_EL_IL)
383 | (cv << 24) | (cond << 20) | (opc2 << 17) | (opc1 << 14)
384 | (crn << 10) | (rt << 5) | (crm << 1) | isread;
385}
386
387static inline uint32_t syn_cp15_rt_trap(int cv, int cond, int opc1, int opc2,
388 int crn, int crm, int rt, int isread,
389 bool is_16bit)
390{
391 return (EC_CP15RTTRAP << ARM_EL_EC_SHIFT)
392 | (is_16bit ? 0 : ARM_EL_IL)
393 | (cv << 24) | (cond << 20) | (opc2 << 17) | (opc1 << 14)
394 | (crn << 10) | (rt << 5) | (crm << 1) | isread;
395}
396
397static inline uint32_t syn_cp14_rrt_trap(int cv, int cond, int opc1, int crm,
398 int rt, int rt2, int isread,
399 bool is_16bit)
400{
401 return (EC_CP14RRTTRAP << ARM_EL_EC_SHIFT)
402 | (is_16bit ? 0 : ARM_EL_IL)
403 | (cv << 24) | (cond << 20) | (opc1 << 16)
404 | (rt2 << 10) | (rt << 5) | (crm << 1) | isread;
405}
406
407static inline uint32_t syn_cp15_rrt_trap(int cv, int cond, int opc1, int crm,
408 int rt, int rt2, int isread,
409 bool is_16bit)
410{
411 return (EC_CP15RRTTRAP << ARM_EL_EC_SHIFT)
412 | (is_16bit ? 0 : ARM_EL_IL)
413 | (cv << 24) | (cond << 20) | (opc1 << 16)
414 | (rt2 << 10) | (rt << 5) | (crm << 1) | isread;
415}
416
417static inline uint32_t syn_fp_access_trap(int cv, int cond, bool is_16bit)
418{
419
420 return (EC_ADVSIMDFPACCESSTRAP << ARM_EL_EC_SHIFT)
421 | (is_16bit ? 0 : ARM_EL_IL)
422 | (cv << 24) | (cond << 20) | 0xa;
423}
424
425static inline uint32_t syn_simd_access_trap(int cv, int cond, bool is_16bit)
426{
427
428 return (EC_ADVSIMDFPACCESSTRAP << ARM_EL_EC_SHIFT)
429 | (is_16bit ? 0 : ARM_EL_IL)
430 | (cv << 24) | (cond << 20) | (1 << 5);
431}
432
433static inline uint32_t syn_sve_access_trap(void)
434{
435 return EC_SVEACCESSTRAP << ARM_EL_EC_SHIFT;
436}
437
438static inline uint32_t syn_pactrap(void)
439{
440 return EC_PACTRAP << ARM_EL_EC_SHIFT;
441}
442
443static inline uint32_t syn_btitrap(int btype)
444{
445 return (EC_BTITRAP << ARM_EL_EC_SHIFT) | btype;
446}
447
448static inline uint32_t syn_insn_abort(int same_el, int ea, int s1ptw, int fsc)
449{
450 return (EC_INSNABORT << ARM_EL_EC_SHIFT) | (same_el << ARM_EL_EC_SHIFT)
451 | ARM_EL_IL | (ea << 9) | (s1ptw << 7) | fsc;
452}
453
454static inline uint32_t syn_data_abort_no_iss(int same_el,
455 int ea, int cm, int s1ptw,
456 int wnr, int fsc)
457{
458 return (EC_DATAABORT << ARM_EL_EC_SHIFT) | (same_el << ARM_EL_EC_SHIFT)
459 | ARM_EL_IL
460 | (ea << 9) | (cm << 8) | (s1ptw << 7) | (wnr << 6) | fsc;
461}
462
463static inline uint32_t syn_data_abort_with_iss(int same_el,
464 int sas, int sse, int srt,
465 int sf, int ar,
466 int ea, int cm, int s1ptw,
467 int wnr, int fsc,
468 bool is_16bit)
469{
470 return (EC_DATAABORT << ARM_EL_EC_SHIFT) | (same_el << ARM_EL_EC_SHIFT)
471 | (is_16bit ? 0 : ARM_EL_IL)
472 | ARM_EL_ISV | (sas << 22) | (sse << 21) | (srt << 16)
473 | (sf << 15) | (ar << 14)
474 | (ea << 9) | (cm << 8) | (s1ptw << 7) | (wnr << 6) | fsc;
475}
476
477static inline uint32_t syn_swstep(int same_el, int isv, int ex)
478{
479 return (EC_SOFTWARESTEP << ARM_EL_EC_SHIFT) | (same_el << ARM_EL_EC_SHIFT)
480 | ARM_EL_IL | (isv << 24) | (ex << 6) | 0x22;
481}
482
483static inline uint32_t syn_watchpoint(int same_el, int cm, int wnr)
484{
485 return (EC_WATCHPOINT << ARM_EL_EC_SHIFT) | (same_el << ARM_EL_EC_SHIFT)
486 | ARM_EL_IL | (cm << 8) | (wnr << 6) | 0x22;
487}
488
489static inline uint32_t syn_breakpoint(int same_el)
490{
491 return (EC_BREAKPOINT << ARM_EL_EC_SHIFT) | (same_el << ARM_EL_EC_SHIFT)
492 | ARM_EL_IL | 0x22;
493}
494
495static inline uint32_t syn_wfx(int cv, int cond, int ti, bool is_16bit)
496{
497 return (EC_WFX_TRAP << ARM_EL_EC_SHIFT) |
498 (is_16bit ? 0 : (1 << ARM_EL_IL_SHIFT)) |
499 (cv << 24) | (cond << 20) | ti;
500}
501
502
503
504
505void hw_watchpoint_update(ARMCPU *cpu, int n);
506
507
508
509
510void hw_watchpoint_update_all(ARMCPU *cpu);
511
512
513
514void hw_breakpoint_update(ARMCPU *cpu, int n);
515
516
517
518
519void hw_breakpoint_update_all(ARMCPU *cpu);
520
521
522bool arm_debug_check_watchpoint(CPUState *cs, CPUWatchpoint *wp);
523
524
525
526
527vaddr arm_adjust_watchpoint_address(CPUState *cs, vaddr addr, int len);
528
529
530void arm_debug_excp_handler(CPUState *cs);
531
532#ifdef CONFIG_USER_ONLY
533static inline bool arm_is_psci_call(ARMCPU *cpu, int excp_type)
534{
535 return false;
536}
537#else
538
539bool arm_is_psci_call(ARMCPU *cpu, int excp_type);
540
541void arm_handle_psci_call(ARMCPU *cpu);
542#endif
543
544
545
546
547
548
549static inline void arm_clear_exclusive(CPUARMState *env)
550{
551 env->exclusive_addr = -1;
552}
553
554
555
556
557
558
559typedef enum ARMFaultType {
560 ARMFault_None,
561 ARMFault_AccessFlag,
562 ARMFault_Alignment,
563 ARMFault_Background,
564 ARMFault_Domain,
565 ARMFault_Permission,
566 ARMFault_Translation,
567 ARMFault_AddressSize,
568 ARMFault_SyncExternal,
569 ARMFault_SyncExternalOnWalk,
570 ARMFault_SyncParity,
571 ARMFault_SyncParityOnWalk,
572 ARMFault_AsyncParity,
573 ARMFault_AsyncExternal,
574 ARMFault_Debug,
575 ARMFault_TLBConflict,
576 ARMFault_Lockdown,
577 ARMFault_Exclusive,
578 ARMFault_ICacheMaint,
579 ARMFault_QEMU_NSCExec,
580 ARMFault_QEMU_SFault,
581} ARMFaultType;
582
583
584
585
586
587
588
589
590
591
592
593typedef struct ARMMMUFaultInfo ARMMMUFaultInfo;
594struct ARMMMUFaultInfo {
595 ARMFaultType type;
596 target_ulong s2addr;
597 int level;
598 int domain;
599 bool stage2;
600 bool s1ptw;
601 bool ea;
602};
603
604
605
606
607
608
609
610static inline uint32_t arm_fi_to_sfsc(ARMMMUFaultInfo *fi)
611{
612 uint32_t fsc;
613
614 switch (fi->type) {
615 case ARMFault_None:
616 return 0;
617 case ARMFault_AccessFlag:
618 fsc = fi->level == 1 ? 0x3 : 0x6;
619 break;
620 case ARMFault_Alignment:
621 fsc = 0x1;
622 break;
623 case ARMFault_Permission:
624 fsc = fi->level == 1 ? 0xd : 0xf;
625 break;
626 case ARMFault_Domain:
627 fsc = fi->level == 1 ? 0x9 : 0xb;
628 break;
629 case ARMFault_Translation:
630 fsc = fi->level == 1 ? 0x5 : 0x7;
631 break;
632 case ARMFault_SyncExternal:
633 fsc = 0x8 | (fi->ea << 12);
634 break;
635 case ARMFault_SyncExternalOnWalk:
636 fsc = fi->level == 1 ? 0xc : 0xe;
637 fsc |= (fi->ea << 12);
638 break;
639 case ARMFault_SyncParity:
640 fsc = 0x409;
641 break;
642 case ARMFault_SyncParityOnWalk:
643 fsc = fi->level == 1 ? 0x40c : 0x40e;
644 break;
645 case ARMFault_AsyncParity:
646 fsc = 0x408;
647 break;
648 case ARMFault_AsyncExternal:
649 fsc = 0x406 | (fi->ea << 12);
650 break;
651 case ARMFault_Debug:
652 fsc = 0x2;
653 break;
654 case ARMFault_TLBConflict:
655 fsc = 0x400;
656 break;
657 case ARMFault_Lockdown:
658 fsc = 0x404;
659 break;
660 case ARMFault_Exclusive:
661 fsc = 0x405;
662 break;
663 case ARMFault_ICacheMaint:
664 fsc = 0x4;
665 break;
666 case ARMFault_Background:
667 fsc = 0x0;
668 break;
669 case ARMFault_QEMU_NSCExec:
670 fsc = M_FAKE_FSR_NSC_EXEC;
671 break;
672 case ARMFault_QEMU_SFault:
673 fsc = M_FAKE_FSR_SFAULT;
674 break;
675 default:
676
677
678
679 g_assert_not_reached();
680 }
681
682 fsc |= (fi->domain << 4);
683 return fsc;
684}
685
686
687
688
689
690
691static inline uint32_t arm_fi_to_lfsc(ARMMMUFaultInfo *fi)
692{
693 uint32_t fsc;
694
695 switch (fi->type) {
696 case ARMFault_None:
697 return 0;
698 case ARMFault_AddressSize:
699 fsc = fi->level & 3;
700 break;
701 case ARMFault_AccessFlag:
702 fsc = (fi->level & 3) | (0x2 << 2);
703 break;
704 case ARMFault_Permission:
705 fsc = (fi->level & 3) | (0x3 << 2);
706 break;
707 case ARMFault_Translation:
708 fsc = (fi->level & 3) | (0x1 << 2);
709 break;
710 case ARMFault_SyncExternal:
711 fsc = 0x10 | (fi->ea << 12);
712 break;
713 case ARMFault_SyncExternalOnWalk:
714 fsc = (fi->level & 3) | (0x5 << 2) | (fi->ea << 12);
715 break;
716 case ARMFault_SyncParity:
717 fsc = 0x18;
718 break;
719 case ARMFault_SyncParityOnWalk:
720 fsc = (fi->level & 3) | (0x7 << 2);
721 break;
722 case ARMFault_AsyncParity:
723 fsc = 0x19;
724 break;
725 case ARMFault_AsyncExternal:
726 fsc = 0x11 | (fi->ea << 12);
727 break;
728 case ARMFault_Alignment:
729 fsc = 0x21;
730 break;
731 case ARMFault_Debug:
732 fsc = 0x22;
733 break;
734 case ARMFault_TLBConflict:
735 fsc = 0x30;
736 break;
737 case ARMFault_Lockdown:
738 fsc = 0x34;
739 break;
740 case ARMFault_Exclusive:
741 fsc = 0x35;
742 break;
743 default:
744
745
746
747 g_assert_not_reached();
748 }
749
750 fsc |= 1 << 9;
751 return fsc;
752}
753
754static inline bool arm_extabort_type(MemTxResult result)
755{
756
757
758
759
760
761 return result != MEMTX_DECODE_ERROR;
762}
763
764
765bool arm_tlb_fill(CPUState *cpu, vaddr address,
766 MMUAccessType access_type, int mmu_idx,
767 ARMMMUFaultInfo *fi);
768
769
770
771bool arm_s1_regime_using_lpae_format(CPUARMState *env, ARMMMUIdx mmu_idx);
772
773
774void arm_cpu_do_unaligned_access(CPUState *cs, vaddr vaddr,
775 MMUAccessType access_type,
776 int mmu_idx, uintptr_t retaddr);
777
778
779
780
781
782void arm_cpu_do_transaction_failed(CPUState *cs, hwaddr physaddr,
783 vaddr addr, unsigned size,
784 MMUAccessType access_type,
785 int mmu_idx, MemTxAttrs attrs,
786 MemTxResult response, uintptr_t retaddr);
787
788
789static inline void arm_call_pre_el_change_hook(ARMCPU *cpu)
790{
791 ARMELChangeHook *hook, *next;
792 QLIST_FOREACH_SAFE(hook, &cpu->pre_el_change_hooks, node, next) {
793 hook->hook(cpu, hook->opaque);
794 }
795}
796static inline void arm_call_el_change_hook(ARMCPU *cpu)
797{
798 ARMELChangeHook *hook, *next;
799 QLIST_FOREACH_SAFE(hook, &cpu->el_change_hooks, node, next) {
800 hook->hook(cpu, hook->opaque);
801 }
802}
803
804
805static inline bool regime_is_secure(CPUARMState *env, ARMMMUIdx mmu_idx)
806{
807 switch (mmu_idx) {
808 case ARMMMUIdx_S12NSE0:
809 case ARMMMUIdx_S12NSE1:
810 case ARMMMUIdx_S1NSE0:
811 case ARMMMUIdx_S1NSE1:
812 case ARMMMUIdx_S1E2:
813 case ARMMMUIdx_S2NS:
814 case ARMMMUIdx_MPrivNegPri:
815 case ARMMMUIdx_MUserNegPri:
816 case ARMMMUIdx_MPriv:
817 case ARMMMUIdx_MUser:
818 return false;
819 case ARMMMUIdx_S1E3:
820 case ARMMMUIdx_S1SE0:
821 case ARMMMUIdx_S1SE1:
822 case ARMMMUIdx_MSPrivNegPri:
823 case ARMMMUIdx_MSUserNegPri:
824 case ARMMMUIdx_MSPriv:
825 case ARMMMUIdx_MSUser:
826 return true;
827 default:
828 g_assert_not_reached();
829 }
830}
831
832
833
834
835static inline uint32_t arm_debug_exception_fsr(CPUARMState *env)
836{
837 ARMMMUFaultInfo fi = { .type = ARMFault_Debug };
838 int target_el = arm_debug_target_el(env);
839 bool using_lpae = false;
840
841 if (target_el == 2 || arm_el_is_aa64(env, target_el)) {
842 using_lpae = true;
843 } else {
844 if (arm_feature(env, ARM_FEATURE_LPAE) &&
845 (env->cp15.tcr_el[target_el].raw_tcr & TTBCR_EAE)) {
846 using_lpae = true;
847 }
848 }
849
850 if (using_lpae) {
851 return arm_fi_to_lfsc(&fi);
852 } else {
853 return arm_fi_to_sfsc(&fi);
854 }
855}
856
857
858
859
860#define MEMOPIDX_SHIFT 8
861
862
863
864
865
866
867static inline bool v7m_using_psp(CPUARMState *env)
868{
869
870
871
872
873
874 return !arm_v7m_is_handler_mode(env) &&
875 env->v7m.control[env->v7m.secure] & R_V7M_CONTROL_SPSEL_MASK;
876}
877
878
879
880
881
882
883static inline uint32_t v7m_sp_limit(CPUARMState *env)
884{
885 if (v7m_using_psp(env)) {
886 return env->v7m.psplim[env->v7m.secure];
887 } else {
888 return env->v7m.msplim[env->v7m.secure];
889 }
890}
891
892
893
894
895
896
897
898
899
900static inline const char *aarch32_mode_name(uint32_t psr)
901{
902 static const char cpu_mode_names[16][4] = {
903 "usr", "fiq", "irq", "svc", "???", "???", "mon", "abt",
904 "???", "???", "hyp", "und", "???", "???", "???", "sys"
905 };
906
907 return cpu_mode_names[psr & 0xf];
908}
909
910
911
912
913
914
915
916
917void arm_cpu_update_virq(ARMCPU *cpu);
918
919
920
921
922
923
924
925
926void arm_cpu_update_vfiq(ARMCPU *cpu);
927
928
929
930
931
932
933
934ARMMMUIdx arm_mmu_idx(CPUARMState *env);
935
936
937
938
939
940
941
942#ifdef CONFIG_USER_ONLY
943static inline ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env)
944{
945 return ARMMMUIdx_S1NSE0;
946}
947#else
948ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env);
949#endif
950
951
952
953
954
955typedef struct ARMVAParameters {
956 unsigned tsz : 8;
957 unsigned select : 1;
958 bool tbi : 1;
959 bool tbid : 1;
960 bool epd : 1;
961 bool hpd : 1;
962 bool using16k : 1;
963 bool using64k : 1;
964} ARMVAParameters;
965
966ARMVAParameters aa64_va_parameters_both(CPUARMState *env, uint64_t va,
967 ARMMMUIdx mmu_idx);
968ARMVAParameters aa64_va_parameters(CPUARMState *env, uint64_t va,
969 ARMMMUIdx mmu_idx, bool data);
970
971static inline int exception_target_el(CPUARMState *env)
972{
973 int target_el = MAX(1, arm_current_el(env));
974
975
976
977
978
979 if (arm_is_secure(env) && !arm_el_is_aa64(env, 3) && target_el == 1) {
980 target_el = 3;
981 }
982
983 return target_el;
984}
985
986#endif
987