1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20#include "qemu/osdep.h"
21#include "qemu-common.h"
22#include "cpu.h"
23#include "exec/gdbstub.h"
24#include "hw/lm32/lm32_pic.h"
25
26int lm32_cpu_gdb_read_register(CPUState *cs, uint8_t *mem_buf, int n)
27{
28 LM32CPU *cpu = LM32_CPU(cs);
29 CPULM32State *env = &cpu->env;
30
31 if (n < 32) {
32 return gdb_get_reg32(mem_buf, env->regs[n]);
33 } else {
34 switch (n) {
35 case 32:
36 return gdb_get_reg32(mem_buf, env->pc);
37
38 case 33:
39 return gdb_get_reg32(mem_buf, 0);
40 case 34:
41 return gdb_get_reg32(mem_buf, env->eba);
42 case 35:
43 return gdb_get_reg32(mem_buf, env->deba);
44 case 36:
45 return gdb_get_reg32(mem_buf, env->ie);
46 case 37:
47 return gdb_get_reg32(mem_buf, lm32_pic_get_im(env->pic_state));
48 case 38:
49 return gdb_get_reg32(mem_buf, lm32_pic_get_ip(env->pic_state));
50 }
51 }
52 return 0;
53}
54
55int lm32_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
56{
57 LM32CPU *cpu = LM32_CPU(cs);
58 CPUClass *cc = CPU_GET_CLASS(cs);
59 CPULM32State *env = &cpu->env;
60 uint32_t tmp;
61
62 if (n > cc->gdb_num_core_regs) {
63 return 0;
64 }
65
66 tmp = ldl_p(mem_buf);
67
68 if (n < 32) {
69 env->regs[n] = tmp;
70 } else {
71 switch (n) {
72 case 32:
73 env->pc = tmp;
74 break;
75 case 34:
76 env->eba = tmp;
77 break;
78 case 35:
79 env->deba = tmp;
80 break;
81 case 36:
82 env->ie = tmp;
83 break;
84 case 37:
85 lm32_pic_set_im(env->pic_state, tmp);
86 break;
87 case 38:
88 lm32_pic_set_ip(env->pic_state, tmp);
89 break;
90 }
91 }
92 return 4;
93}
94