1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21#include "qemu/osdep.h"
22#include "qemu/error-report.h"
23#include "qapi/error.h"
24#include "cpu.h"
25#include "hw/hw.h"
26#include "hw/boards.h"
27#include "elf.h"
28#include "hw/char/serial.h"
29#include "net/net.h"
30#include "hw/loader.h"
31#include "exec/address-spaces.h"
32#include "sysemu/sysemu.h"
33#include "hw/sysbus.h"
34#include "sysemu/qtest.h"
35
36#define KERNEL_LOAD_ADDR 0x100
37
38static struct openrisc_boot_info {
39 uint32_t bootstrap_pc;
40} boot_info;
41
42static void main_cpu_reset(void *opaque)
43{
44 OpenRISCCPU *cpu = opaque;
45 CPUState *cs = CPU(cpu);
46
47 cpu_reset(CPU(cpu));
48
49 cpu_set_pc(cs, boot_info.bootstrap_pc);
50}
51
52static void openrisc_sim_net_init(hwaddr base, hwaddr descriptors,
53 int num_cpus, qemu_irq **cpu_irqs,
54 int irq_pin, NICInfo *nd)
55{
56 DeviceState *dev;
57 SysBusDevice *s;
58 int i;
59
60 dev = qdev_create(NULL, "open_eth");
61 qdev_set_nic_properties(dev, nd);
62 qdev_init_nofail(dev);
63
64 s = SYS_BUS_DEVICE(dev);
65 for (i = 0; i < num_cpus; i++) {
66 sysbus_connect_irq(s, 0, cpu_irqs[i][irq_pin]);
67 }
68 sysbus_mmio_map(s, 0, base);
69 sysbus_mmio_map(s, 1, descriptors);
70}
71
72static void openrisc_sim_ompic_init(hwaddr base, int num_cpus,
73 qemu_irq **cpu_irqs, int irq_pin)
74{
75 DeviceState *dev;
76 SysBusDevice *s;
77 int i;
78
79 dev = qdev_create(NULL, "or1k-ompic");
80 qdev_prop_set_uint32(dev, "num-cpus", num_cpus);
81 qdev_init_nofail(dev);
82
83 s = SYS_BUS_DEVICE(dev);
84 for (i = 0; i < num_cpus; i++) {
85 sysbus_connect_irq(s, i, cpu_irqs[i][irq_pin]);
86 }
87 sysbus_mmio_map(s, 0, base);
88}
89
90static void openrisc_load_kernel(ram_addr_t ram_size,
91 const char *kernel_filename)
92{
93 long kernel_size;
94 uint64_t elf_entry;
95 hwaddr entry;
96
97 if (kernel_filename && !qtest_enabled()) {
98 kernel_size = load_elf(kernel_filename, NULL, NULL, NULL,
99 &elf_entry, NULL, NULL, 1, EM_OPENRISC,
100 1, 0);
101 entry = elf_entry;
102 if (kernel_size < 0) {
103 kernel_size = load_uimage(kernel_filename,
104 &entry, NULL, NULL, NULL, NULL);
105 }
106 if (kernel_size < 0) {
107 kernel_size = load_image_targphys(kernel_filename,
108 KERNEL_LOAD_ADDR,
109 ram_size - KERNEL_LOAD_ADDR);
110 }
111
112 if (entry <= 0) {
113 entry = KERNEL_LOAD_ADDR;
114 }
115
116 if (kernel_size < 0) {
117 error_report("couldn't load the kernel '%s'", kernel_filename);
118 exit(1);
119 }
120 boot_info.bootstrap_pc = entry;
121 }
122}
123
124static void openrisc_sim_init(MachineState *machine)
125{
126 ram_addr_t ram_size = machine->ram_size;
127 const char *kernel_filename = machine->kernel_filename;
128 OpenRISCCPU *cpu = NULL;
129 MemoryRegion *ram;
130 qemu_irq *cpu_irqs[2];
131 qemu_irq serial_irq;
132 int n;
133 unsigned int smp_cpus = machine->smp.cpus;
134
135 for (n = 0; n < smp_cpus; n++) {
136 cpu = OPENRISC_CPU(cpu_create(machine->cpu_type));
137 if (cpu == NULL) {
138 fprintf(stderr, "Unable to find CPU definition!\n");
139 exit(1);
140 }
141 cpu_openrisc_pic_init(cpu);
142 cpu_irqs[n] = (qemu_irq *) cpu->env.irq;
143
144 cpu_openrisc_clock_init(cpu);
145
146 qemu_register_reset(main_cpu_reset, cpu);
147 }
148
149 ram = g_malloc(sizeof(*ram));
150 memory_region_init_ram(ram, NULL, "openrisc.ram", ram_size, &error_fatal);
151 memory_region_add_subregion(get_system_memory(), 0, ram);
152
153 if (nd_table[0].used) {
154 openrisc_sim_net_init(0x92000000, 0x92000400, smp_cpus,
155 cpu_irqs, 4, nd_table);
156 }
157
158 if (smp_cpus > 1) {
159 openrisc_sim_ompic_init(0x98000000, smp_cpus, cpu_irqs, 1);
160
161 serial_irq = qemu_irq_split(cpu_irqs[0][2], cpu_irqs[1][2]);
162 } else {
163 serial_irq = cpu_irqs[0][2];
164 }
165
166 serial_mm_init(get_system_memory(), 0x90000000, 0, serial_irq,
167 115200, serial_hd(0), DEVICE_NATIVE_ENDIAN);
168
169 openrisc_load_kernel(ram_size, kernel_filename);
170}
171
172static void openrisc_sim_machine_init(MachineClass *mc)
173{
174 mc->desc = "or1k simulation";
175 mc->init = openrisc_sim_init;
176 mc->max_cpus = 2;
177 mc->is_default = 1;
178 mc->default_cpu_type = OPENRISC_CPU_TYPE_NAME("or1200");
179}
180
181DEFINE_MACHINE("or1k-sim", openrisc_sim_machine_init)
182