1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21#include "qemu/osdep.h"
22#include "qapi/error.h"
23#include "cpu.h"
24#include "internal.h"
25#include "kvm_mips.h"
26#include "qemu/module.h"
27#include "sysemu/kvm.h"
28#include "exec/exec-all.h"
29
30
31static void mips_cpu_set_pc(CPUState *cs, vaddr value)
32{
33 MIPSCPU *cpu = MIPS_CPU(cs);
34 CPUMIPSState *env = &cpu->env;
35
36 env->active_tc.PC = value & ~(target_ulong)1;
37 if (value & 1) {
38 env->hflags |= MIPS_HFLAG_M16;
39 } else {
40 env->hflags &= ~(MIPS_HFLAG_M16);
41 }
42}
43
44static void mips_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
45{
46 MIPSCPU *cpu = MIPS_CPU(cs);
47 CPUMIPSState *env = &cpu->env;
48
49 env->active_tc.PC = tb->pc;
50 env->hflags &= ~MIPS_HFLAG_BMASK;
51 env->hflags |= tb->flags & MIPS_HFLAG_BMASK;
52}
53
54static bool mips_cpu_has_work(CPUState *cs)
55{
56 MIPSCPU *cpu = MIPS_CPU(cs);
57 CPUMIPSState *env = &cpu->env;
58 bool has_work = false;
59
60
61
62
63 if ((cs->interrupt_request & CPU_INTERRUPT_HARD) &&
64 cpu_mips_hw_interrupts_pending(env)) {
65 if (cpu_mips_hw_interrupts_enabled(env) ||
66 (env->insn_flags & ISA_MIPS32R6)) {
67 has_work = true;
68 }
69 }
70
71
72 if (env->CP0_Config3 & (1 << CP0C3_MT)) {
73
74
75 if (cs->interrupt_request & CPU_INTERRUPT_WAKE) {
76 has_work = true;
77 }
78
79 if (!mips_vpe_active(env)) {
80 has_work = false;
81 }
82 }
83
84 if (env->CP0_Config5 & (1 << CP0C5_VP)) {
85 if (cs->interrupt_request & CPU_INTERRUPT_WAKE) {
86 has_work = true;
87 }
88 if (!mips_vp_active(env)) {
89 has_work = false;
90 }
91 }
92 return has_work;
93}
94
95
96static void mips_cpu_reset(CPUState *s)
97{
98 MIPSCPU *cpu = MIPS_CPU(s);
99 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(cpu);
100 CPUMIPSState *env = &cpu->env;
101
102 mcc->parent_reset(s);
103
104 memset(env, 0, offsetof(CPUMIPSState, end_reset_fields));
105
106 cpu_state_reset(env);
107
108#ifndef CONFIG_USER_ONLY
109 if (kvm_enabled()) {
110 kvm_mips_reset_vcpu(cpu);
111 }
112#endif
113}
114
115static void mips_cpu_disas_set_info(CPUState *s, disassemble_info *info) {
116 MIPSCPU *cpu = MIPS_CPU(s);
117 CPUMIPSState *env = &cpu->env;
118
119 if (!(env->insn_flags & ISA_NANOMIPS32)) {
120#ifdef TARGET_WORDS_BIGENDIAN
121 info->print_insn = print_insn_big_mips;
122#else
123 info->print_insn = print_insn_little_mips;
124#endif
125 } else {
126#if defined(CONFIG_NANOMIPS_DIS)
127 info->print_insn = print_insn_nanomips;
128#endif
129 }
130}
131
132static void mips_cpu_realizefn(DeviceState *dev, Error **errp)
133{
134 CPUState *cs = CPU(dev);
135 MIPSCPU *cpu = MIPS_CPU(dev);
136 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(dev);
137 Error *local_err = NULL;
138
139 cpu_exec_realizefn(cs, &local_err);
140 if (local_err != NULL) {
141 error_propagate(errp, local_err);
142 return;
143 }
144
145 cpu_mips_realize_env(&cpu->env);
146
147 cpu_reset(cs);
148 qemu_init_vcpu(cs);
149
150 mcc->parent_realize(dev, errp);
151}
152
153static void mips_cpu_initfn(Object *obj)
154{
155 MIPSCPU *cpu = MIPS_CPU(obj);
156 CPUMIPSState *env = &cpu->env;
157 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(obj);
158
159 cpu_set_cpustate_pointers(cpu);
160 env->cpu_model = mcc->cpu_def;
161}
162
163static char *mips_cpu_type_name(const char *cpu_model)
164{
165 return g_strdup_printf(MIPS_CPU_TYPE_NAME("%s"), cpu_model);
166}
167
168static ObjectClass *mips_cpu_class_by_name(const char *cpu_model)
169{
170 ObjectClass *oc;
171 char *typename;
172
173 typename = mips_cpu_type_name(cpu_model);
174 oc = object_class_by_name(typename);
175 g_free(typename);
176 return oc;
177}
178
179static void mips_cpu_class_init(ObjectClass *c, void *data)
180{
181 MIPSCPUClass *mcc = MIPS_CPU_CLASS(c);
182 CPUClass *cc = CPU_CLASS(c);
183 DeviceClass *dc = DEVICE_CLASS(c);
184
185 device_class_set_parent_realize(dc, mips_cpu_realizefn,
186 &mcc->parent_realize);
187 mcc->parent_reset = cc->reset;
188 cc->reset = mips_cpu_reset;
189
190 cc->class_by_name = mips_cpu_class_by_name;
191 cc->has_work = mips_cpu_has_work;
192 cc->do_interrupt = mips_cpu_do_interrupt;
193 cc->cpu_exec_interrupt = mips_cpu_exec_interrupt;
194 cc->dump_state = mips_cpu_dump_state;
195 cc->set_pc = mips_cpu_set_pc;
196 cc->synchronize_from_tb = mips_cpu_synchronize_from_tb;
197 cc->gdb_read_register = mips_cpu_gdb_read_register;
198 cc->gdb_write_register = mips_cpu_gdb_write_register;
199#ifndef CONFIG_USER_ONLY
200 cc->do_unassigned_access = mips_cpu_unassigned_access;
201 cc->do_unaligned_access = mips_cpu_do_unaligned_access;
202 cc->get_phys_page_debug = mips_cpu_get_phys_page_debug;
203 cc->vmsd = &vmstate_mips_cpu;
204#endif
205 cc->disas_set_info = mips_cpu_disas_set_info;
206#ifdef CONFIG_TCG
207 cc->tcg_initialize = mips_tcg_init;
208 cc->tlb_fill = mips_cpu_tlb_fill;
209#endif
210
211 cc->gdb_num_core_regs = 73;
212 cc->gdb_stop_before_watchpoint = true;
213}
214
215static const TypeInfo mips_cpu_type_info = {
216 .name = TYPE_MIPS_CPU,
217 .parent = TYPE_CPU,
218 .instance_size = sizeof(MIPSCPU),
219 .instance_init = mips_cpu_initfn,
220 .abstract = true,
221 .class_size = sizeof(MIPSCPUClass),
222 .class_init = mips_cpu_class_init,
223};
224
225static void mips_cpu_cpudef_class_init(ObjectClass *oc, void *data)
226{
227 MIPSCPUClass *mcc = MIPS_CPU_CLASS(oc);
228 mcc->cpu_def = data;
229}
230
231static void mips_register_cpudef_type(const struct mips_def_t *def)
232{
233 char *typename = mips_cpu_type_name(def->name);
234 TypeInfo ti = {
235 .name = typename,
236 .parent = TYPE_MIPS_CPU,
237 .class_init = mips_cpu_cpudef_class_init,
238 .class_data = (void *)def,
239 };
240
241 type_register(&ti);
242 g_free(typename);
243}
244
245static void mips_cpu_register_types(void)
246{
247 int i;
248
249 type_register_static(&mips_cpu_type_info);
250 for (i = 0; i < mips_defs_number; i++) {
251 mips_register_cpudef_type(&mips_defs[i]);
252 }
253}
254
255type_init(mips_cpu_register_types)
256
