1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18#include "qemu/osdep.h"
19#include "qemu/units.h"
20#include "qapi/error.h"
21#include "cpu.h"
22#include "hw/sysbus.h"
23#include "hw/arm/boot.h"
24#include "net/net.h"
25#include "exec/address-spaces.h"
26#include "sysemu/sysemu.h"
27#include "hw/boards.h"
28#include "hw/block/flash.h"
29#include "hw/loader.h"
30#include "hw/misc/zynq-xadc.h"
31#include "hw/ssi/ssi.h"
32#include "qemu/error-report.h"
33#include "hw/sd/sdhci.h"
34#include "hw/char/cadence_uart.h"
35#include "hw/net/cadence_gem.h"
36#include "hw/cpu/a9mpcore.h"
37
38#define NUM_SPI_FLASHES 4
39#define NUM_QSPI_FLASHES 2
40#define NUM_QSPI_BUSSES 2
41
42#define FLASH_SIZE (64 * 1024 * 1024)
43#define FLASH_SECTOR_SIZE (128 * 1024)
44
45#define IRQ_OFFSET 32
46
47#define MPCORE_PERIPHBASE 0xF8F00000
48#define ZYNQ_BOARD_MIDR 0x413FC090
49
50static const int dma_irqs[8] = {
51 46, 47, 48, 49, 72, 73, 74, 75
52};
53
54#define BOARD_SETUP_ADDR 0x100
55
56#define SLCR_LOCK_OFFSET 0x004
57#define SLCR_UNLOCK_OFFSET 0x008
58#define SLCR_ARM_PLL_OFFSET 0x100
59
60#define SLCR_XILINX_UNLOCK_KEY 0xdf0d
61#define SLCR_XILINX_LOCK_KEY 0x767b
62
63#define ZYNQ_SDHCI_CAPABILITIES 0x69ec0080
64
65#define ARMV7_IMM16(x) (extract32((x), 0, 12) | \
66 extract32((x), 12, 4) << 16)
67
68
69
70
71
72#define SLCR_WRITE(addr, val) \
73 0xe3001000 + ARMV7_IMM16(extract32((val), 0, 16)), \
74 0xe3401000 + ARMV7_IMM16(extract32((val), 16, 16)), \
75 0xe5801000 + (addr)
76
77static void zynq_write_board_setup(ARMCPU *cpu,
78 const struct arm_boot_info *info)
79{
80 int n;
81 uint32_t board_setup_blob[] = {
82 0xe3a004f8,
83 SLCR_WRITE(SLCR_UNLOCK_OFFSET, SLCR_XILINX_UNLOCK_KEY),
84 SLCR_WRITE(SLCR_ARM_PLL_OFFSET, 0x00014008),
85 SLCR_WRITE(SLCR_LOCK_OFFSET, SLCR_XILINX_LOCK_KEY),
86 0xe12fff1e,
87 };
88 for (n = 0; n < ARRAY_SIZE(board_setup_blob); n++) {
89 board_setup_blob[n] = tswap32(board_setup_blob[n]);
90 }
91 rom_add_blob_fixed("board-setup", board_setup_blob,
92 sizeof(board_setup_blob), BOARD_SETUP_ADDR);
93}
94
95static struct arm_boot_info zynq_binfo = {};
96
97static void gem_init(NICInfo *nd, uint32_t base, qemu_irq irq)
98{
99 DeviceState *dev;
100 SysBusDevice *s;
101
102 dev = qdev_create(NULL, TYPE_CADENCE_GEM);
103 if (nd->used) {
104 qemu_check_nic_model(nd, TYPE_CADENCE_GEM);
105 qdev_set_nic_properties(dev, nd);
106 }
107 qdev_init_nofail(dev);
108 s = SYS_BUS_DEVICE(dev);
109 sysbus_mmio_map(s, 0, base);
110 sysbus_connect_irq(s, 0, irq);
111}
112
113static inline void zynq_init_spi_flashes(uint32_t base_addr, qemu_irq irq,
114 bool is_qspi)
115{
116 DeviceState *dev;
117 SysBusDevice *busdev;
118 SSIBus *spi;
119 DeviceState *flash_dev;
120 int i, j;
121 int num_busses = is_qspi ? NUM_QSPI_BUSSES : 1;
122 int num_ss = is_qspi ? NUM_QSPI_FLASHES : NUM_SPI_FLASHES;
123
124 dev = qdev_create(NULL, is_qspi ? "xlnx.ps7-qspi" : "xlnx.ps7-spi");
125 qdev_prop_set_uint8(dev, "num-txrx-bytes", is_qspi ? 4 : 1);
126 qdev_prop_set_uint8(dev, "num-ss-bits", num_ss);
127 qdev_prop_set_uint8(dev, "num-busses", num_busses);
128 qdev_init_nofail(dev);
129 busdev = SYS_BUS_DEVICE(dev);
130 sysbus_mmio_map(busdev, 0, base_addr);
131 if (is_qspi) {
132 sysbus_mmio_map(busdev, 1, 0xFC000000);
133 }
134 sysbus_connect_irq(busdev, 0, irq);
135
136 for (i = 0; i < num_busses; ++i) {
137 char bus_name[16];
138 qemu_irq cs_line;
139
140 snprintf(bus_name, 16, "spi%d", i);
141 spi = (SSIBus *)qdev_get_child_bus(dev, bus_name);
142
143 for (j = 0; j < num_ss; ++j) {
144 DriveInfo *dinfo = drive_get_next(IF_MTD);
145 flash_dev = ssi_create_slave_no_init(spi, "n25q128");
146 if (dinfo) {
147 qdev_prop_set_drive(flash_dev, "drive",
148 blk_by_legacy_dinfo(dinfo), &error_fatal);
149 }
150 qdev_init_nofail(flash_dev);
151
152 cs_line = qdev_get_gpio_in_named(flash_dev, SSI_GPIO_CS, 0);
153 sysbus_connect_irq(busdev, i * num_ss + j + 1, cs_line);
154 }
155 }
156
157}
158
159static void zynq_init(MachineState *machine)
160{
161 ram_addr_t ram_size = machine->ram_size;
162 ARMCPU *cpu;
163 MemoryRegion *address_space_mem = get_system_memory();
164 MemoryRegion *ext_ram = g_new(MemoryRegion, 1);
165 MemoryRegion *ocm_ram = g_new(MemoryRegion, 1);
166 DeviceState *dev;
167 SysBusDevice *busdev;
168 qemu_irq pic[64];
169 int n;
170
171 cpu = ARM_CPU(object_new(machine->cpu_type));
172
173
174
175
176
177 if (object_property_find(OBJECT(cpu), "has_el3", NULL)) {
178 object_property_set_bool(OBJECT(cpu), false, "has_el3", &error_fatal);
179 }
180
181 object_property_set_int(OBJECT(cpu), ZYNQ_BOARD_MIDR, "midr",
182 &error_fatal);
183 object_property_set_int(OBJECT(cpu), MPCORE_PERIPHBASE, "reset-cbar",
184 &error_fatal);
185 object_property_set_bool(OBJECT(cpu), true, "realized", &error_fatal);
186
187
188 if (ram_size > 0x80000000) {
189 ram_size = 0x80000000;
190 }
191
192
193 memory_region_allocate_system_memory(ext_ram, NULL, "zynq.ext_ram",
194 ram_size);
195 memory_region_add_subregion(address_space_mem, 0, ext_ram);
196
197
198 memory_region_init_ram(ocm_ram, NULL, "zynq.ocm_ram", 256 * KiB,
199 &error_fatal);
200 memory_region_add_subregion(address_space_mem, 0xFFFC0000, ocm_ram);
201
202 DriveInfo *dinfo = drive_get(IF_PFLASH, 0, 0);
203
204
205 pflash_cfi02_register(0xe2000000, "zynq.pflash", FLASH_SIZE,
206 dinfo ? blk_by_legacy_dinfo(dinfo) : NULL,
207 FLASH_SECTOR_SIZE, 1,
208 1, 0x0066, 0x0022, 0x0000, 0x0000, 0x0555, 0x2aa,
209 0);
210
211 dev = qdev_create(NULL, "xilinx,zynq_slcr");
212 qdev_init_nofail(dev);
213 sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, 0xF8000000);
214
215 dev = qdev_create(NULL, TYPE_A9MPCORE_PRIV);
216 qdev_prop_set_uint32(dev, "num-cpu", 1);
217 qdev_init_nofail(dev);
218 busdev = SYS_BUS_DEVICE(dev);
219 sysbus_mmio_map(busdev, 0, MPCORE_PERIPHBASE);
220 sysbus_connect_irq(busdev, 0,
221 qdev_get_gpio_in(DEVICE(cpu), ARM_CPU_IRQ));
222
223 for (n = 0; n < 64; n++) {
224 pic[n] = qdev_get_gpio_in(dev, n);
225 }
226
227 zynq_init_spi_flashes(0xE0006000, pic[58-IRQ_OFFSET], false);
228 zynq_init_spi_flashes(0xE0007000, pic[81-IRQ_OFFSET], false);
229 zynq_init_spi_flashes(0xE000D000, pic[51-IRQ_OFFSET], true);
230
231 sysbus_create_simple("xlnx,ps7-usb", 0xE0002000, pic[53-IRQ_OFFSET]);
232 sysbus_create_simple("xlnx,ps7-usb", 0xE0003000, pic[76-IRQ_OFFSET]);
233
234 cadence_uart_create(0xE0000000, pic[59 - IRQ_OFFSET], serial_hd(0));
235 cadence_uart_create(0xE0001000, pic[82 - IRQ_OFFSET], serial_hd(1));
236
237 sysbus_create_varargs("cadence_ttc", 0xF8001000,
238 pic[42-IRQ_OFFSET], pic[43-IRQ_OFFSET], pic[44-IRQ_OFFSET], NULL);
239 sysbus_create_varargs("cadence_ttc", 0xF8002000,
240 pic[69-IRQ_OFFSET], pic[70-IRQ_OFFSET], pic[71-IRQ_OFFSET], NULL);
241
242 gem_init(&nd_table[0], 0xE000B000, pic[54-IRQ_OFFSET]);
243 gem_init(&nd_table[1], 0xE000C000, pic[77-IRQ_OFFSET]);
244
245 for (n = 0; n < 2; n++) {
246 int hci_irq = n ? 79 : 56;
247 hwaddr hci_addr = n ? 0xE0101000 : 0xE0100000;
248 DriveInfo *di;
249 BlockBackend *blk;
250 DeviceState *carddev;
251
252
253
254
255
256
257 dev = qdev_create(NULL, TYPE_SYSBUS_SDHCI);
258 qdev_prop_set_uint8(dev, "sd-spec-version", 2);
259 qdev_prop_set_uint64(dev, "capareg", ZYNQ_SDHCI_CAPABILITIES);
260 qdev_init_nofail(dev);
261 sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, hci_addr);
262 sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, pic[hci_irq - IRQ_OFFSET]);
263
264 di = drive_get_next(IF_SD);
265 blk = di ? blk_by_legacy_dinfo(di) : NULL;
266 carddev = qdev_create(qdev_get_child_bus(dev, "sd-bus"), TYPE_SD_CARD);
267 qdev_prop_set_drive(carddev, "drive", blk, &error_fatal);
268 object_property_set_bool(OBJECT(carddev), true, "realized",
269 &error_fatal);
270 }
271
272 dev = qdev_create(NULL, TYPE_ZYNQ_XADC);
273 qdev_init_nofail(dev);
274 sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, 0xF8007100);
275 sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, pic[39-IRQ_OFFSET]);
276
277 dev = qdev_create(NULL, "pl330");
278 qdev_prop_set_uint8(dev, "num_chnls", 8);
279 qdev_prop_set_uint8(dev, "num_periph_req", 4);
280 qdev_prop_set_uint8(dev, "num_events", 16);
281
282 qdev_prop_set_uint8(dev, "data_width", 64);
283 qdev_prop_set_uint8(dev, "wr_cap", 8);
284 qdev_prop_set_uint8(dev, "wr_q_dep", 16);
285 qdev_prop_set_uint8(dev, "rd_cap", 8);
286 qdev_prop_set_uint8(dev, "rd_q_dep", 16);
287 qdev_prop_set_uint16(dev, "data_buffer_dep", 256);
288
289 qdev_init_nofail(dev);
290 busdev = SYS_BUS_DEVICE(dev);
291 sysbus_mmio_map(busdev, 0, 0xF8003000);
292 sysbus_connect_irq(busdev, 0, pic[45-IRQ_OFFSET]);
293 for (n = 0; n < ARRAY_SIZE(dma_irqs); ++n) {
294 sysbus_connect_irq(busdev, n + 1, pic[dma_irqs[n] - IRQ_OFFSET]);
295 }
296
297 dev = qdev_create(NULL, "xlnx.ps7-dev-cfg");
298 qdev_init_nofail(dev);
299 busdev = SYS_BUS_DEVICE(dev);
300 sysbus_connect_irq(busdev, 0, pic[40 - IRQ_OFFSET]);
301 sysbus_mmio_map(busdev, 0, 0xF8007000);
302
303 zynq_binfo.ram_size = ram_size;
304 zynq_binfo.nb_cpus = 1;
305 zynq_binfo.board_id = 0xd32;
306 zynq_binfo.loader_start = 0;
307 zynq_binfo.board_setup_addr = BOARD_SETUP_ADDR;
308 zynq_binfo.write_board_setup = zynq_write_board_setup;
309
310 arm_load_kernel(ARM_CPU(first_cpu), machine, &zynq_binfo);
311}
312
313static void zynq_machine_init(MachineClass *mc)
314{
315 mc->desc = "Xilinx Zynq Platform Baseboard for Cortex-A9";
316 mc->init = zynq_init;
317 mc->max_cpus = 1;
318 mc->no_sdcard = 1;
319 mc->ignore_memory_transaction_failures = true;
320 mc->default_cpu_type = ARM_CPU_TYPE_NAME("cortex-a9");
321}
322
323DEFINE_MACHINE("xilinx-zynq-a9", zynq_machine_init)
324
