1
2
3
4
5
6
7
8
9
10
11
12
13
14
15#include "qemu/osdep.h"
16#include "hw/misc/imx7_snvs.h"
17#include "qemu/log.h"
18#include "qemu/module.h"
19#include "sysemu/runstate.h"
20
21static uint64_t imx7_snvs_read(void *opaque, hwaddr offset, unsigned size)
22{
23 return 0;
24}
25
26static void imx7_snvs_write(void *opaque, hwaddr offset,
27 uint64_t v, unsigned size)
28{
29 const uint32_t value = v;
30 const uint32_t mask = SNVS_LPCR_TOP | SNVS_LPCR_DP_EN;
31
32 if (offset == SNVS_LPCR && ((value & mask) == mask)) {
33 qemu_system_shutdown_request(SHUTDOWN_CAUSE_GUEST_SHUTDOWN);
34 }
35}
36
37static const struct MemoryRegionOps imx7_snvs_ops = {
38 .read = imx7_snvs_read,
39 .write = imx7_snvs_write,
40 .endianness = DEVICE_NATIVE_ENDIAN,
41 .impl = {
42
43
44
45
46
47
48 .min_access_size = 4,
49 .max_access_size = 4,
50 .unaligned = false,
51 },
52};
53
54static void imx7_snvs_init(Object *obj)
55{
56 SysBusDevice *sd = SYS_BUS_DEVICE(obj);
57 IMX7SNVSState *s = IMX7_SNVS(obj);
58
59 memory_region_init_io(&s->mmio, obj, &imx7_snvs_ops, s,
60 TYPE_IMX7_SNVS, 0x1000);
61
62 sysbus_init_mmio(sd, &s->mmio);
63}
64
65static void imx7_snvs_class_init(ObjectClass *klass, void *data)
66{
67 DeviceClass *dc = DEVICE_CLASS(klass);
68
69 dc->desc = "i.MX7 Secure Non-Volatile Storage Module";
70}
71
72static const TypeInfo imx7_snvs_info = {
73 .name = TYPE_IMX7_SNVS,
74 .parent = TYPE_SYS_BUS_DEVICE,
75 .instance_size = sizeof(IMX7SNVSState),
76 .instance_init = imx7_snvs_init,
77 .class_init = imx7_snvs_class_init,
78};
79
80static void imx7_snvs_register_type(void)
81{
82 type_register_static(&imx7_snvs_info);
83}
84type_init(imx7_snvs_register_type)
85