1
2
3
4
5
6
7
8
9
10
11
12#ifndef NEXT_CUBE_H
13#define NEXT_CUBE_H
14
15#define TYPE_NEXTFB "next-fb"
16
17#define TYPE_NEXTKBD "next-kbd"
18
19enum next_dma_chan {
20 NEXTDMA_FD,
21 NEXTDMA_ENRX,
22 NEXTDMA_ENTX,
23 NEXTDMA_SCSI,
24 NEXTDMA_SCC,
25 NEXTDMA_SND
26};
27
28#define DMA_ENABLE 0x01000000
29#define DMA_SUPDATE 0x02000000
30#define DMA_COMPLETE 0x08000000
31
32#define DMA_M2DEV 0x0
33#define DMA_SETENABLE 0x00010000
34#define DMA_SETSUPDATE 0x00020000
35#define DMA_DEV2M 0x00040000
36#define DMA_CLRCOMPLETE 0x00080000
37#define DMA_RESET 0x00100000
38
39enum next_irqs {
40 NEXT_FD_I,
41 NEXT_KBD_I,
42 NEXT_PWR_I,
43 NEXT_ENRX_I,
44 NEXT_ENTX_I,
45 NEXT_SCSI_I,
46 NEXT_CLK_I,
47 NEXT_SCC_I,
48 NEXT_ENTX_DMA_I,
49 NEXT_ENRX_DMA_I,
50 NEXT_SCSI_DMA_I,
51 NEXT_SCC_DMA_I,
52 NEXT_SND_I,
53 NEXT_NUM_IRQS
54};
55
56#endif
57