1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20#include "qemu/osdep.h"
21#include "hw/irq.h"
22#include "target/ppc/cpu.h"
23#include "qemu/log.h"
24#include "qemu/module.h"
25#include "sysemu/reset.h"
26#include "qapi/error.h"
27#include "monitor/monitor.h"
28
29
30#include "hw/ppc/fdt.h"
31#include "hw/ppc/pnv.h"
32#include "hw/ppc/pnv_xscom.h"
33#include "hw/qdev-properties.h"
34#include "hw/ppc/pnv_psi.h"
35
36#include <libfdt.h>
37
38#define PSIHB_XSCOM_FIR_RW 0x00
39#define PSIHB_XSCOM_FIR_AND 0x01
40#define PSIHB_XSCOM_FIR_OR 0x02
41#define PSIHB_XSCOM_FIRMASK_RW 0x03
42#define PSIHB_XSCOM_FIRMASK_AND 0x04
43#define PSIHB_XSCOM_FIRMASK_OR 0x05
44#define PSIHB_XSCOM_FIRACT0 0x06
45#define PSIHB_XSCOM_FIRACT1 0x07
46
47
48#define PSIHB_XSCOM_BAR 0x0a
49#define PSIHB_BAR_EN 0x0000000000000001ull
50
51
52#define PSIHB_XSCOM_FSPBAR 0x0b
53
54
55#define PSIHB_XSCOM_CR 0x0e
56#define PSIHB_CR_FSP_CMD_ENABLE 0x8000000000000000ull
57#define PSIHB_CR_FSP_MMIO_ENABLE 0x4000000000000000ull
58#define PSIHB_CR_FSP_IRQ_ENABLE 0x1000000000000000ull
59#define PSIHB_CR_FSP_ERR_RSP_ENABLE 0x0800000000000000ull
60#define PSIHB_CR_PSI_LINK_ENABLE 0x0400000000000000ull
61#define PSIHB_CR_FSP_RESET 0x0200000000000000ull
62#define PSIHB_CR_PSIHB_RESET 0x0100000000000000ull
63#define PSIHB_CR_PSI_IRQ 0x0000800000000000ull
64#define PSIHB_CR_FSP_IRQ 0x0000400000000000ull
65#define PSIHB_CR_FSP_LINK_ACTIVE 0x0000200000000000ull
66#define PSIHB_CR_IRQ_CMD_EXPECT 0x0000010000000000ull
67
68
69
70#define PSIHB_XSCOM_SEMR 0x0f
71
72
73#define PSIHB_XSCOM_XIVR_FSP 0x10
74#define PSIHB_XIVR_SERVER_SH 40
75#define PSIHB_XIVR_SERVER_MSK (0xffffull << PSIHB_XIVR_SERVER_SH)
76#define PSIHB_XIVR_PRIO_SH 32
77#define PSIHB_XIVR_PRIO_MSK (0xffull << PSIHB_XIVR_PRIO_SH)
78#define PSIHB_XIVR_SRC_SH 29
79#define PSIHB_XIVR_SRC_MSK (0x7ull << PSIHB_XIVR_SRC_SH)
80#define PSIHB_XIVR_PENDING 0x01000000ull
81
82
83#define PSIHB_XSCOM_SCR 0x12
84
85
86#define PSIHB_XSCOM_CCR 0x13
87
88
89#define PSIHB_XSCOM_DMA_UPADD 0x14
90
91
92#define PSIHB_XSCOM_IRQ_STAT 0x15
93#define PSIHB_IRQ_STAT_OCC 0x0000001000000000ull
94#define PSIHB_IRQ_STAT_FSI 0x0000000800000000ull
95#define PSIHB_IRQ_STAT_LPCI2C 0x0000000400000000ull
96#define PSIHB_IRQ_STAT_LOCERR 0x0000000200000000ull
97#define PSIHB_IRQ_STAT_EXT 0x0000000100000000ull
98
99
100#define PSIHB_XSCOM_XIVR_OCC 0x16
101#define PSIHB_XSCOM_XIVR_FSI 0x17
102#define PSIHB_XSCOM_XIVR_LPCI2C 0x18
103#define PSIHB_XSCOM_XIVR_LOCERR 0x19
104#define PSIHB_XSCOM_XIVR_EXT 0x1a
105
106
107#define PSIHB_XSCOM_IRSN 0x1b
108#define PSIHB_IRSN_COMP_SH 45
109#define PSIHB_IRSN_COMP_MSK (0x7ffffull << PSIHB_IRSN_COMP_SH)
110#define PSIHB_IRSN_IRQ_MUX 0x0000000800000000ull
111#define PSIHB_IRSN_IRQ_RESET 0x0000000400000000ull
112#define PSIHB_IRSN_DOWNSTREAM_EN 0x0000000200000000ull
113#define PSIHB_IRSN_UPSTREAM_EN 0x0000000100000000ull
114#define PSIHB_IRSN_COMPMASK_SH 13
115#define PSIHB_IRSN_COMPMASK_MSK (0x7ffffull << PSIHB_IRSN_COMPMASK_SH)
116
117#define PSIHB_BAR_MASK 0x0003fffffff00000ull
118#define PSIHB_FSPBAR_MASK 0x0003ffff00000000ull
119
120#define PSIHB9_BAR_MASK 0x00fffffffff00000ull
121#define PSIHB9_FSPBAR_MASK 0x00ffffff00000000ull
122
123#define PSIHB_REG(addr) (((addr) >> 3) + PSIHB_XSCOM_BAR)
124
125static void pnv_psi_set_bar(PnvPsi *psi, uint64_t bar)
126{
127 PnvPsiClass *ppc = PNV_PSI_GET_CLASS(psi);
128 MemoryRegion *sysmem = get_system_memory();
129 uint64_t old = psi->regs[PSIHB_XSCOM_BAR];
130
131 psi->regs[PSIHB_XSCOM_BAR] = bar & (ppc->bar_mask | PSIHB_BAR_EN);
132
133
134 if (old & PSIHB_BAR_EN) {
135 memory_region_del_subregion(sysmem, &psi->regs_mr);
136 }
137
138
139 if (bar & PSIHB_BAR_EN) {
140 uint64_t addr = bar & ppc->bar_mask;
141 memory_region_add_subregion(sysmem, addr, &psi->regs_mr);
142 }
143}
144
145static void pnv_psi_update_fsp_mr(PnvPsi *psi)
146{
147
148}
149
150static void pnv_psi_set_cr(PnvPsi *psi, uint64_t cr)
151{
152 uint64_t old = psi->regs[PSIHB_XSCOM_CR];
153
154 psi->regs[PSIHB_XSCOM_CR] = cr;
155
156
157 if ((old ^ psi->regs[PSIHB_XSCOM_CR]) & PSIHB_CR_FSP_MMIO_ENABLE) {
158 pnv_psi_update_fsp_mr(psi);
159 }
160}
161
162static void pnv_psi_set_irsn(PnvPsi *psi, uint64_t val)
163{
164 ICSState *ics = &PNV8_PSI(psi)->ics;
165
166
167
168
169
170
171 psi->regs[PSIHB_XSCOM_IRSN] = val & (PSIHB_IRSN_COMP_MSK |
172 PSIHB_IRSN_IRQ_MUX |
173 PSIHB_IRSN_IRQ_RESET |
174 PSIHB_IRSN_DOWNSTREAM_EN |
175 PSIHB_IRSN_UPSTREAM_EN);
176
177
178
179
180
181 ics->offset = (val & PSIHB_IRSN_COMP_MSK) >> PSIHB_IRSN_COMP_SH;
182}
183
184
185
186
187static const uint32_t xivr_regs[] = {
188 [PSIHB_IRQ_PSI] = PSIHB_XSCOM_XIVR_FSP,
189 [PSIHB_IRQ_FSP] = PSIHB_XSCOM_XIVR_FSP,
190 [PSIHB_IRQ_OCC] = PSIHB_XSCOM_XIVR_OCC,
191 [PSIHB_IRQ_FSI] = PSIHB_XSCOM_XIVR_FSI,
192 [PSIHB_IRQ_LPC_I2C] = PSIHB_XSCOM_XIVR_LPCI2C,
193 [PSIHB_IRQ_LOCAL_ERR] = PSIHB_XSCOM_XIVR_LOCERR,
194 [PSIHB_IRQ_EXTERNAL] = PSIHB_XSCOM_XIVR_EXT,
195};
196
197static const uint32_t stat_regs[] = {
198 [PSIHB_IRQ_PSI] = PSIHB_XSCOM_CR,
199 [PSIHB_IRQ_FSP] = PSIHB_XSCOM_CR,
200 [PSIHB_IRQ_OCC] = PSIHB_XSCOM_IRQ_STAT,
201 [PSIHB_IRQ_FSI] = PSIHB_XSCOM_IRQ_STAT,
202 [PSIHB_IRQ_LPC_I2C] = PSIHB_XSCOM_IRQ_STAT,
203 [PSIHB_IRQ_LOCAL_ERR] = PSIHB_XSCOM_IRQ_STAT,
204 [PSIHB_IRQ_EXTERNAL] = PSIHB_XSCOM_IRQ_STAT,
205};
206
207static const uint64_t stat_bits[] = {
208 [PSIHB_IRQ_PSI] = PSIHB_CR_PSI_IRQ,
209 [PSIHB_IRQ_FSP] = PSIHB_CR_FSP_IRQ,
210 [PSIHB_IRQ_OCC] = PSIHB_IRQ_STAT_OCC,
211 [PSIHB_IRQ_FSI] = PSIHB_IRQ_STAT_FSI,
212 [PSIHB_IRQ_LPC_I2C] = PSIHB_IRQ_STAT_LPCI2C,
213 [PSIHB_IRQ_LOCAL_ERR] = PSIHB_IRQ_STAT_LOCERR,
214 [PSIHB_IRQ_EXTERNAL] = PSIHB_IRQ_STAT_EXT,
215};
216
217void pnv_psi_irq_set(PnvPsi *psi, int irq, bool state)
218{
219 PNV_PSI_GET_CLASS(psi)->irq_set(psi, irq, state);
220}
221
222static void pnv_psi_power8_irq_set(PnvPsi *psi, int irq, bool state)
223{
224 uint32_t xivr_reg;
225 uint32_t stat_reg;
226 uint32_t src;
227 bool masked;
228
229 if (irq > PSIHB_IRQ_EXTERNAL) {
230 qemu_log_mask(LOG_GUEST_ERROR, "PSI: Unsupported irq %d\n", irq);
231 return;
232 }
233
234 xivr_reg = xivr_regs[irq];
235 stat_reg = stat_regs[irq];
236
237 src = (psi->regs[xivr_reg] & PSIHB_XIVR_SRC_MSK) >> PSIHB_XIVR_SRC_SH;
238 if (state) {
239 psi->regs[stat_reg] |= stat_bits[irq];
240
241
242
243 qemu_irq_raise(psi->qirqs[src]);
244 } else {
245 psi->regs[stat_reg] &= ~stat_bits[irq];
246
247
248 if (stat_reg != PSIHB_XSCOM_CR ||
249 !(psi->regs[stat_reg] & (PSIHB_CR_PSI_IRQ | PSIHB_CR_FSP_IRQ))) {
250 qemu_irq_lower(psi->qirqs[src]);
251 } else {
252 state = true;
253 }
254 }
255
256
257
258
259
260
261
262
263
264
265
266
267 masked = (psi->regs[xivr_reg] & PSIHB_XIVR_PRIO_MSK) == PSIHB_XIVR_PRIO_MSK;
268 if (state && !masked) {
269 psi->regs[xivr_reg] |= PSIHB_XIVR_PENDING;
270 } else {
271 psi->regs[xivr_reg] &= ~PSIHB_XIVR_PENDING;
272 }
273}
274
275static void pnv_psi_set_xivr(PnvPsi *psi, uint32_t reg, uint64_t val)
276{
277 ICSState *ics = &PNV8_PSI(psi)->ics;
278 uint16_t server;
279 uint8_t prio;
280 uint8_t src;
281
282 psi->regs[reg] = (psi->regs[reg] & PSIHB_XIVR_PENDING) |
283 (val & (PSIHB_XIVR_SERVER_MSK |
284 PSIHB_XIVR_PRIO_MSK |
285 PSIHB_XIVR_SRC_MSK));
286 val = psi->regs[reg];
287 server = (val & PSIHB_XIVR_SERVER_MSK) >> PSIHB_XIVR_SERVER_SH;
288 prio = (val & PSIHB_XIVR_PRIO_MSK) >> PSIHB_XIVR_PRIO_SH;
289 src = (val & PSIHB_XIVR_SRC_MSK) >> PSIHB_XIVR_SRC_SH;
290
291 if (src >= PSI_NUM_INTERRUPTS) {
292 qemu_log_mask(LOG_GUEST_ERROR, "PSI: Unsupported irq %d\n", src);
293 return;
294 }
295
296
297 if ((psi->regs[reg] & PSIHB_XIVR_PRIO_MSK) == PSIHB_XIVR_PRIO_MSK) {
298 psi->regs[reg] &= ~PSIHB_XIVR_PENDING;
299 }
300
301
302
303
304 server >>= 2;
305
306
307
308
309
310
311
312
313 ics_write_xive(ics, src, server, prio, prio);
314}
315
316static uint64_t pnv_psi_reg_read(PnvPsi *psi, uint32_t offset, bool mmio)
317{
318 uint64_t val = 0xffffffffffffffffull;
319
320 switch (offset) {
321 case PSIHB_XSCOM_FIR_RW:
322 case PSIHB_XSCOM_FIRACT0:
323 case PSIHB_XSCOM_FIRACT1:
324 case PSIHB_XSCOM_BAR:
325 case PSIHB_XSCOM_FSPBAR:
326 case PSIHB_XSCOM_CR:
327 case PSIHB_XSCOM_XIVR_FSP:
328 case PSIHB_XSCOM_XIVR_OCC:
329 case PSIHB_XSCOM_XIVR_FSI:
330 case PSIHB_XSCOM_XIVR_LPCI2C:
331 case PSIHB_XSCOM_XIVR_LOCERR:
332 case PSIHB_XSCOM_XIVR_EXT:
333 case PSIHB_XSCOM_IRQ_STAT:
334 case PSIHB_XSCOM_SEMR:
335 case PSIHB_XSCOM_DMA_UPADD:
336 case PSIHB_XSCOM_IRSN:
337 val = psi->regs[offset];
338 break;
339 default:
340 qemu_log_mask(LOG_UNIMP, "PSI: read at 0x%" PRIx32 "\n", offset);
341 }
342 return val;
343}
344
345static void pnv_psi_reg_write(PnvPsi *psi, uint32_t offset, uint64_t val,
346 bool mmio)
347{
348 switch (offset) {
349 case PSIHB_XSCOM_FIR_RW:
350 case PSIHB_XSCOM_FIRACT0:
351 case PSIHB_XSCOM_FIRACT1:
352 case PSIHB_XSCOM_SEMR:
353 case PSIHB_XSCOM_DMA_UPADD:
354 psi->regs[offset] = val;
355 break;
356 case PSIHB_XSCOM_FIR_OR:
357 psi->regs[PSIHB_XSCOM_FIR_RW] |= val;
358 break;
359 case PSIHB_XSCOM_FIR_AND:
360 psi->regs[PSIHB_XSCOM_FIR_RW] &= val;
361 break;
362 case PSIHB_XSCOM_BAR:
363
364 if (!mmio) {
365 pnv_psi_set_bar(psi, val);
366 } else {
367 qemu_log_mask(LOG_GUEST_ERROR, "PSI: invalid write of BAR\n");
368 }
369 break;
370 case PSIHB_XSCOM_FSPBAR:
371 psi->regs[PSIHB_XSCOM_FSPBAR] = val & PSIHB_FSPBAR_MASK;
372 pnv_psi_update_fsp_mr(psi);
373 break;
374 case PSIHB_XSCOM_CR:
375 pnv_psi_set_cr(psi, val);
376 break;
377 case PSIHB_XSCOM_SCR:
378 pnv_psi_set_cr(psi, psi->regs[PSIHB_XSCOM_CR] | val);
379 break;
380 case PSIHB_XSCOM_CCR:
381 pnv_psi_set_cr(psi, psi->regs[PSIHB_XSCOM_CR] & ~val);
382 break;
383 case PSIHB_XSCOM_XIVR_FSP:
384 case PSIHB_XSCOM_XIVR_OCC:
385 case PSIHB_XSCOM_XIVR_FSI:
386 case PSIHB_XSCOM_XIVR_LPCI2C:
387 case PSIHB_XSCOM_XIVR_LOCERR:
388 case PSIHB_XSCOM_XIVR_EXT:
389 pnv_psi_set_xivr(psi, offset, val);
390 break;
391 case PSIHB_XSCOM_IRQ_STAT:
392
393 qemu_log_mask(LOG_GUEST_ERROR, "PSI: invalid write of IRQ_STAT\n");
394 break;
395 case PSIHB_XSCOM_IRSN:
396 pnv_psi_set_irsn(psi, val);
397 break;
398 default:
399 qemu_log_mask(LOG_UNIMP, "PSI: write at 0x%" PRIx32 "\n", offset);
400 }
401}
402
403
404
405
406
407static uint64_t pnv_psi_mmio_read(void *opaque, hwaddr addr, unsigned size)
408{
409 return pnv_psi_reg_read(opaque, PSIHB_REG(addr), true);
410}
411
412static void pnv_psi_mmio_write(void *opaque, hwaddr addr,
413 uint64_t val, unsigned size)
414{
415 pnv_psi_reg_write(opaque, PSIHB_REG(addr), val, true);
416}
417
418static const MemoryRegionOps psi_mmio_ops = {
419 .read = pnv_psi_mmio_read,
420 .write = pnv_psi_mmio_write,
421 .endianness = DEVICE_BIG_ENDIAN,
422 .valid = {
423 .min_access_size = 8,
424 .max_access_size = 8,
425 },
426 .impl = {
427 .min_access_size = 8,
428 .max_access_size = 8,
429 },
430};
431
432static uint64_t pnv_psi_xscom_read(void *opaque, hwaddr addr, unsigned size)
433{
434 return pnv_psi_reg_read(opaque, addr >> 3, false);
435}
436
437static void pnv_psi_xscom_write(void *opaque, hwaddr addr,
438 uint64_t val, unsigned size)
439{
440 pnv_psi_reg_write(opaque, addr >> 3, val, false);
441}
442
443static const MemoryRegionOps pnv_psi_xscom_ops = {
444 .read = pnv_psi_xscom_read,
445 .write = pnv_psi_xscom_write,
446 .endianness = DEVICE_BIG_ENDIAN,
447 .valid = {
448 .min_access_size = 8,
449 .max_access_size = 8,
450 },
451 .impl = {
452 .min_access_size = 8,
453 .max_access_size = 8,
454 }
455};
456
457static void pnv_psi_reset(DeviceState *dev)
458{
459 PnvPsi *psi = PNV_PSI(dev);
460
461 memset(psi->regs, 0x0, sizeof(psi->regs));
462
463 psi->regs[PSIHB_XSCOM_BAR] = psi->bar | PSIHB_BAR_EN;
464}
465
466static void pnv_psi_reset_handler(void *dev)
467{
468 device_cold_reset(DEVICE(dev));
469}
470
471static void pnv_psi_realize(DeviceState *dev, Error **errp)
472{
473 PnvPsi *psi = PNV_PSI(dev);
474
475
476 pnv_psi_set_bar(psi, psi->bar | PSIHB_BAR_EN);
477
478 qemu_register_reset(pnv_psi_reset_handler, dev);
479}
480
481static void pnv_psi_power8_instance_init(Object *obj)
482{
483 Pnv8Psi *psi8 = PNV8_PSI(obj);
484
485 object_initialize_child(obj, "ics-psi", &psi8->ics, TYPE_ICS);
486 object_property_add_alias(obj, ICS_PROP_XICS, OBJECT(&psi8->ics),
487 ICS_PROP_XICS);
488}
489
490static const uint8_t irq_to_xivr[] = {
491 PSIHB_XSCOM_XIVR_FSP,
492 PSIHB_XSCOM_XIVR_OCC,
493 PSIHB_XSCOM_XIVR_FSI,
494 PSIHB_XSCOM_XIVR_LPCI2C,
495 PSIHB_XSCOM_XIVR_LOCERR,
496 PSIHB_XSCOM_XIVR_EXT,
497};
498
499static void pnv_psi_power8_realize(DeviceState *dev, Error **errp)
500{
501 PnvPsi *psi = PNV_PSI(dev);
502 ICSState *ics = &PNV8_PSI(psi)->ics;
503 unsigned int i;
504
505
506 if (!object_property_set_int(OBJECT(ics), "nr-irqs", PSI_NUM_INTERRUPTS,
507 errp)) {
508 return;
509 }
510 if (!qdev_realize(DEVICE(ics), NULL, errp)) {
511 return;
512 }
513
514 for (i = 0; i < ics->nr_irqs; i++) {
515 ics_set_irq_type(ics, i, true);
516 }
517
518 psi->qirqs = qemu_allocate_irqs(ics_set_irq, ics, ics->nr_irqs);
519
520
521 pnv_xscom_region_init(&psi->xscom_regs, OBJECT(dev), &pnv_psi_xscom_ops,
522 psi, "xscom-psi", PNV_XSCOM_PSIHB_SIZE);
523
524
525 memory_region_init_io(&psi->regs_mr, OBJECT(dev), &psi_mmio_ops, psi,
526 "psihb", PNV_PSIHB_SIZE);
527
528
529 for (i = 0; i < PSI_NUM_INTERRUPTS; i++) {
530 uint8_t xivr = irq_to_xivr[i];
531 psi->regs[xivr] = PSIHB_XIVR_PRIO_MSK |
532 ((uint64_t) i << PSIHB_XIVR_SRC_SH);
533 }
534
535 pnv_psi_realize(dev, errp);
536}
537
538static int pnv_psi_dt_xscom(PnvXScomInterface *dev, void *fdt, int xscom_offset)
539{
540 PnvPsiClass *ppc = PNV_PSI_GET_CLASS(dev);
541 char *name;
542 int offset;
543 uint32_t reg[] = {
544 cpu_to_be32(ppc->xscom_pcba),
545 cpu_to_be32(ppc->xscom_size)
546 };
547
548 name = g_strdup_printf("psihb@%x", ppc->xscom_pcba);
549 offset = fdt_add_subnode(fdt, xscom_offset, name);
550 _FDT(offset);
551 g_free(name);
552
553 _FDT(fdt_setprop(fdt, offset, "reg", reg, sizeof(reg)));
554 _FDT(fdt_setprop_cell(fdt, offset, "#address-cells", 2));
555 _FDT(fdt_setprop_cell(fdt, offset, "#size-cells", 1));
556 _FDT(fdt_setprop(fdt, offset, "compatible", ppc->compat,
557 ppc->compat_size));
558 return 0;
559}
560
561static Property pnv_psi_properties[] = {
562 DEFINE_PROP_UINT64("bar", PnvPsi, bar, 0),
563 DEFINE_PROP_UINT64("fsp-bar", PnvPsi, fsp_bar, 0),
564 DEFINE_PROP_END_OF_LIST(),
565};
566
567static void pnv_psi_power8_class_init(ObjectClass *klass, void *data)
568{
569 DeviceClass *dc = DEVICE_CLASS(klass);
570 PnvPsiClass *ppc = PNV_PSI_CLASS(klass);
571 static const char compat[] = "ibm,power8-psihb-x\0ibm,psihb-x";
572
573 dc->desc = "PowerNV PSI Controller POWER8";
574 dc->realize = pnv_psi_power8_realize;
575
576 ppc->xscom_pcba = PNV_XSCOM_PSIHB_BASE;
577 ppc->xscom_size = PNV_XSCOM_PSIHB_SIZE;
578 ppc->bar_mask = PSIHB_BAR_MASK;
579 ppc->irq_set = pnv_psi_power8_irq_set;
580 ppc->compat = compat;
581 ppc->compat_size = sizeof(compat);
582}
583
584static const TypeInfo pnv_psi_power8_info = {
585 .name = TYPE_PNV8_PSI,
586 .parent = TYPE_PNV_PSI,
587 .instance_size = sizeof(Pnv8Psi),
588 .instance_init = pnv_psi_power8_instance_init,
589 .class_init = pnv_psi_power8_class_init,
590};
591
592
593
594
595#define PSIHB9_CR 0x20
596#define PSIHB9_SEMR 0x28
597
598
599
600#define PSIHB9_INTERRUPT_CONTROL 0x58
601#define PSIHB9_IRQ_METHOD PPC_BIT(0)
602#define PSIHB9_IRQ_RESET PPC_BIT(1)
603#define PSIHB9_ESB_CI_BASE 0x60
604#define PSIHB9_ESB_CI_ADDR_MASK PPC_BITMASK(8, 47)
605#define PSIHB9_ESB_CI_VALID PPC_BIT(63)
606#define PSIHB9_ESB_NOTIF_ADDR 0x68
607#define PSIHB9_ESB_NOTIF_ADDR_MASK PPC_BITMASK(8, 60)
608#define PSIHB9_ESB_NOTIF_VALID PPC_BIT(63)
609#define PSIHB9_IVT_OFFSET 0x70
610#define PSIHB9_IVT_OFF_SHIFT 32
611
612#define PSIHB9_IRQ_LEVEL 0x78
613#define PSIHB9_IRQ_LEVEL_PSI PPC_BIT(0)
614#define PSIHB9_IRQ_LEVEL_OCC PPC_BIT(1)
615#define PSIHB9_IRQ_LEVEL_FSI PPC_BIT(2)
616#define PSIHB9_IRQ_LEVEL_LPCHC PPC_BIT(3)
617#define PSIHB9_IRQ_LEVEL_LOCAL_ERR PPC_BIT(4)
618#define PSIHB9_IRQ_LEVEL_GLOBAL_ERR PPC_BIT(5)
619#define PSIHB9_IRQ_LEVEL_TPM PPC_BIT(6)
620#define PSIHB9_IRQ_LEVEL_LPC_SIRQ1 PPC_BIT(7)
621#define PSIHB9_IRQ_LEVEL_LPC_SIRQ2 PPC_BIT(8)
622#define PSIHB9_IRQ_LEVEL_LPC_SIRQ3 PPC_BIT(9)
623#define PSIHB9_IRQ_LEVEL_LPC_SIRQ4 PPC_BIT(10)
624#define PSIHB9_IRQ_LEVEL_SBE_I2C PPC_BIT(11)
625#define PSIHB9_IRQ_LEVEL_DIO PPC_BIT(12)
626#define PSIHB9_IRQ_LEVEL_PSU PPC_BIT(13)
627#define PSIHB9_IRQ_LEVEL_I2C_C PPC_BIT(14)
628#define PSIHB9_IRQ_LEVEL_I2C_D PPC_BIT(15)
629#define PSIHB9_IRQ_LEVEL_I2C_E PPC_BIT(16)
630#define PSIHB9_IRQ_LEVEL_SBE PPC_BIT(19)
631
632#define PSIHB9_IRQ_STAT 0x80
633#define PSIHB9_IRQ_STAT_PSI PPC_BIT(0)
634#define PSIHB9_IRQ_STAT_OCC PPC_BIT(1)
635#define PSIHB9_IRQ_STAT_FSI PPC_BIT(2)
636#define PSIHB9_IRQ_STAT_LPCHC PPC_BIT(3)
637#define PSIHB9_IRQ_STAT_LOCAL_ERR PPC_BIT(4)
638#define PSIHB9_IRQ_STAT_GLOBAL_ERR PPC_BIT(5)
639#define PSIHB9_IRQ_STAT_TPM PPC_BIT(6)
640#define PSIHB9_IRQ_STAT_LPC_SIRQ1 PPC_BIT(7)
641#define PSIHB9_IRQ_STAT_LPC_SIRQ2 PPC_BIT(8)
642#define PSIHB9_IRQ_STAT_LPC_SIRQ3 PPC_BIT(9)
643#define PSIHB9_IRQ_STAT_LPC_SIRQ4 PPC_BIT(10)
644#define PSIHB9_IRQ_STAT_SBE_I2C PPC_BIT(11)
645#define PSIHB9_IRQ_STAT_DIO PPC_BIT(12)
646#define PSIHB9_IRQ_STAT_PSU PPC_BIT(13)
647
648
649
650#define PSIHB10_CR PSIHB9_CR
651#define PSIHB10_CR_STORE_EOI PPC_BIT(12)
652
653#define PSIHB10_ESB_CI_BASE PSIHB9_ESB_CI_BASE
654#define PSIHB10_ESB_CI_64K PPC_BIT(1)
655
656static void pnv_psi_notify(XiveNotifier *xf, uint32_t srcno, bool pq_checked)
657{
658 PnvPsi *psi = PNV_PSI(xf);
659 uint64_t notif_port = psi->regs[PSIHB_REG(PSIHB9_ESB_NOTIF_ADDR)];
660 bool valid = notif_port & PSIHB9_ESB_NOTIF_VALID;
661 uint64_t notify_addr = notif_port & ~PSIHB9_ESB_NOTIF_VALID;
662
663 uint32_t offset =
664 (psi->regs[PSIHB_REG(PSIHB9_IVT_OFFSET)] >> PSIHB9_IVT_OFF_SHIFT);
665 uint64_t data = offset | srcno;
666 MemTxResult result;
667
668 if (pq_checked) {
669 data |= XIVE_TRIGGER_PQ;
670 }
671
672 if (!valid) {
673 return;
674 }
675
676 address_space_stq_be(&address_space_memory, notify_addr, data,
677 MEMTXATTRS_UNSPECIFIED, &result);
678 if (result != MEMTX_OK) {
679 qemu_log_mask(LOG_GUEST_ERROR, "%s: trigger failed @%"
680 HWADDR_PRIx "\n", __func__, notif_port);
681 return;
682 }
683}
684
685static uint64_t pnv_psi_p9_mmio_read(void *opaque, hwaddr addr, unsigned size)
686{
687 PnvPsi *psi = PNV_PSI(opaque);
688 uint32_t reg = PSIHB_REG(addr);
689 uint64_t val = -1;
690
691 switch (addr) {
692 case PSIHB9_CR:
693 case PSIHB9_SEMR:
694
695 case PSIHB9_INTERRUPT_CONTROL:
696 case PSIHB9_ESB_CI_BASE:
697 case PSIHB9_ESB_NOTIF_ADDR:
698 case PSIHB9_IVT_OFFSET:
699 val = psi->regs[reg];
700 break;
701 default:
702 qemu_log_mask(LOG_GUEST_ERROR, "PSI: read at 0x%" PRIx64 "\n", addr);
703 }
704
705 return val;
706}
707
708static void pnv_psi_p9_mmio_write(void *opaque, hwaddr addr,
709 uint64_t val, unsigned size)
710{
711 PnvPsi *psi = PNV_PSI(opaque);
712 Pnv9Psi *psi9 = PNV9_PSI(psi);
713 uint32_t reg = PSIHB_REG(addr);
714 MemoryRegion *sysmem = get_system_memory();
715
716 switch (addr) {
717 case PSIHB9_CR:
718 if (val & PSIHB10_CR_STORE_EOI) {
719 psi9->source.esb_flags |= XIVE_SRC_STORE_EOI;
720 } else {
721 psi9->source.esb_flags &= ~XIVE_SRC_STORE_EOI;
722 }
723 break;
724
725 case PSIHB9_SEMR:
726
727 break;
728 case PSIHB9_INTERRUPT_CONTROL:
729 if (val & PSIHB9_IRQ_RESET) {
730 device_cold_reset(DEVICE(&psi9->source));
731 }
732 psi->regs[reg] = val;
733 break;
734
735 case PSIHB9_ESB_CI_BASE:
736 if (val & PSIHB10_ESB_CI_64K) {
737 psi9->source.esb_shift = XIVE_ESB_64K;
738 } else {
739 psi9->source.esb_shift = XIVE_ESB_4K;
740 }
741 if (!(val & PSIHB9_ESB_CI_VALID)) {
742 if (psi->regs[reg] & PSIHB9_ESB_CI_VALID) {
743 memory_region_del_subregion(sysmem, &psi9->source.esb_mmio);
744 }
745 } else {
746 if (!(psi->regs[reg] & PSIHB9_ESB_CI_VALID)) {
747 hwaddr addr = val & ~(PSIHB9_ESB_CI_VALID | PSIHB10_ESB_CI_64K);
748 memory_region_add_subregion(sysmem, addr,
749 &psi9->source.esb_mmio);
750 }
751 }
752 psi->regs[reg] = val;
753 break;
754
755 case PSIHB9_ESB_NOTIF_ADDR:
756 psi->regs[reg] = val;
757 break;
758 case PSIHB9_IVT_OFFSET:
759 psi->regs[reg] = val;
760 break;
761 default:
762 qemu_log_mask(LOG_GUEST_ERROR, "PSI: write at 0x%" PRIx64 "\n", addr);
763 }
764}
765
766static const MemoryRegionOps pnv_psi_p9_mmio_ops = {
767 .read = pnv_psi_p9_mmio_read,
768 .write = pnv_psi_p9_mmio_write,
769 .endianness = DEVICE_BIG_ENDIAN,
770 .valid = {
771 .min_access_size = 8,
772 .max_access_size = 8,
773 },
774 .impl = {
775 .min_access_size = 8,
776 .max_access_size = 8,
777 },
778};
779
780static uint64_t pnv_psi_p9_xscom_read(void *opaque, hwaddr addr, unsigned size)
781{
782
783 qemu_log_mask(LOG_GUEST_ERROR, "PSI: xscom read at 0x%" PRIx64 "\n", addr);
784 return -1;
785}
786
787static void pnv_psi_p9_xscom_write(void *opaque, hwaddr addr,
788 uint64_t val, unsigned size)
789{
790 PnvPsi *psi = PNV_PSI(opaque);
791
792
793 switch (addr >> 3) {
794 case PSIHB_XSCOM_BAR:
795 pnv_psi_set_bar(psi, val);
796 break;
797 default:
798 qemu_log_mask(LOG_GUEST_ERROR, "PSI: xscom write at 0x%" PRIx64 "\n",
799 addr);
800 }
801}
802
803static const MemoryRegionOps pnv_psi_p9_xscom_ops = {
804 .read = pnv_psi_p9_xscom_read,
805 .write = pnv_psi_p9_xscom_write,
806 .endianness = DEVICE_BIG_ENDIAN,
807 .valid = {
808 .min_access_size = 8,
809 .max_access_size = 8,
810 },
811 .impl = {
812 .min_access_size = 8,
813 .max_access_size = 8,
814 }
815};
816
817static void pnv_psi_power9_irq_set(PnvPsi *psi, int irq, bool state)
818{
819 uint64_t irq_method = psi->regs[PSIHB_REG(PSIHB9_INTERRUPT_CONTROL)];
820
821 if (irq > PSIHB9_NUM_IRQS) {
822 qemu_log_mask(LOG_GUEST_ERROR, "PSI: Unsupported irq %d\n", irq);
823 return;
824 }
825
826 if (irq_method & PSIHB9_IRQ_METHOD) {
827 qemu_log_mask(LOG_GUEST_ERROR, "PSI: LSI IRQ method no supported\n");
828 return;
829 }
830
831
832 if (state) {
833 psi->regs[PSIHB_REG(PSIHB9_IRQ_LEVEL)] |= PPC_BIT(irq);
834 } else {
835 psi->regs[PSIHB_REG(PSIHB9_IRQ_LEVEL)] &= ~PPC_BIT(irq);
836 }
837
838 qemu_set_irq(psi->qirqs[irq], state);
839}
840
841static void pnv_psi_power9_reset(DeviceState *dev)
842{
843 Pnv9Psi *psi = PNV9_PSI(dev);
844
845 pnv_psi_reset(dev);
846
847 if (memory_region_is_mapped(&psi->source.esb_mmio)) {
848 memory_region_del_subregion(get_system_memory(), &psi->source.esb_mmio);
849 }
850}
851
852static void pnv_psi_power9_instance_init(Object *obj)
853{
854 Pnv9Psi *psi = PNV9_PSI(obj);
855
856 object_initialize_child(obj, "source", &psi->source, TYPE_XIVE_SOURCE);
857 object_property_add_alias(obj, "shift", OBJECT(&psi->source), "shift");
858}
859
860static void pnv_psi_power9_realize(DeviceState *dev, Error **errp)
861{
862 PnvPsi *psi = PNV_PSI(dev);
863 XiveSource *xsrc = &PNV9_PSI(psi)->source;
864 int i;
865
866 object_property_set_int(OBJECT(xsrc), "nr-irqs", PSIHB9_NUM_IRQS,
867 &error_fatal);
868 object_property_set_link(OBJECT(xsrc), "xive", OBJECT(psi), &error_abort);
869 if (!qdev_realize(DEVICE(xsrc), NULL, errp)) {
870 return;
871 }
872
873 for (i = 0; i < xsrc->nr_irqs; i++) {
874 xive_source_irq_set_lsi(xsrc, i);
875 }
876
877 psi->qirqs = qemu_allocate_irqs(xive_source_set_irq, xsrc, xsrc->nr_irqs);
878
879
880 pnv_xscom_region_init(&psi->xscom_regs, OBJECT(dev), &pnv_psi_p9_xscom_ops,
881 psi, "xscom-psi", PNV9_XSCOM_PSIHB_SIZE);
882
883
884 memory_region_init_io(&psi->regs_mr, OBJECT(dev), &pnv_psi_p9_mmio_ops, psi,
885 "psihb", PNV9_PSIHB_SIZE);
886
887 pnv_psi_realize(dev, errp);
888}
889
890static void pnv_psi_power9_class_init(ObjectClass *klass, void *data)
891{
892 DeviceClass *dc = DEVICE_CLASS(klass);
893 PnvPsiClass *ppc = PNV_PSI_CLASS(klass);
894 XiveNotifierClass *xfc = XIVE_NOTIFIER_CLASS(klass);
895 static const char compat[] = "ibm,power9-psihb-x\0ibm,psihb-x";
896
897 dc->desc = "PowerNV PSI Controller POWER9";
898 dc->realize = pnv_psi_power9_realize;
899 dc->reset = pnv_psi_power9_reset;
900
901 ppc->xscom_pcba = PNV9_XSCOM_PSIHB_BASE;
902 ppc->xscom_size = PNV9_XSCOM_PSIHB_SIZE;
903 ppc->bar_mask = PSIHB9_BAR_MASK;
904 ppc->irq_set = pnv_psi_power9_irq_set;
905 ppc->compat = compat;
906 ppc->compat_size = sizeof(compat);
907
908 xfc->notify = pnv_psi_notify;
909}
910
911static const TypeInfo pnv_psi_power9_info = {
912 .name = TYPE_PNV9_PSI,
913 .parent = TYPE_PNV_PSI,
914 .instance_size = sizeof(Pnv9Psi),
915 .instance_init = pnv_psi_power9_instance_init,
916 .class_init = pnv_psi_power9_class_init,
917 .interfaces = (InterfaceInfo[]) {
918 { TYPE_XIVE_NOTIFIER },
919 { },
920 },
921};
922
923static void pnv_psi_power10_class_init(ObjectClass *klass, void *data)
924{
925 DeviceClass *dc = DEVICE_CLASS(klass);
926 PnvPsiClass *ppc = PNV_PSI_CLASS(klass);
927 static const char compat[] = "ibm,power10-psihb-x\0ibm,psihb-x";
928
929 dc->desc = "PowerNV PSI Controller POWER10";
930
931 ppc->xscom_pcba = PNV10_XSCOM_PSIHB_BASE;
932 ppc->xscom_size = PNV10_XSCOM_PSIHB_SIZE;
933 ppc->compat = compat;
934 ppc->compat_size = sizeof(compat);
935}
936
937static const TypeInfo pnv_psi_power10_info = {
938 .name = TYPE_PNV10_PSI,
939 .parent = TYPE_PNV9_PSI,
940 .class_init = pnv_psi_power10_class_init,
941};
942
943static void pnv_psi_class_init(ObjectClass *klass, void *data)
944{
945 DeviceClass *dc = DEVICE_CLASS(klass);
946 PnvXScomInterfaceClass *xdc = PNV_XSCOM_INTERFACE_CLASS(klass);
947
948 xdc->dt_xscom = pnv_psi_dt_xscom;
949
950 dc->desc = "PowerNV PSI Controller";
951 device_class_set_props(dc, pnv_psi_properties);
952 dc->reset = pnv_psi_reset;
953 dc->user_creatable = false;
954}
955
956static const TypeInfo pnv_psi_info = {
957 .name = TYPE_PNV_PSI,
958 .parent = TYPE_DEVICE,
959 .instance_size = sizeof(PnvPsi),
960 .class_init = pnv_psi_class_init,
961 .class_size = sizeof(PnvPsiClass),
962 .abstract = true,
963 .interfaces = (InterfaceInfo[]) {
964 { TYPE_PNV_XSCOM_INTERFACE },
965 { }
966 }
967};
968
969static void pnv_psi_register_types(void)
970{
971 type_register_static(&pnv_psi_info);
972 type_register_static(&pnv_psi_power8_info);
973 type_register_static(&pnv_psi_power9_info);
974 type_register_static(&pnv_psi_power10_info);
975}
976
977type_init(pnv_psi_register_types);
978
979void pnv_psi_pic_print_info(Pnv9Psi *psi9, Monitor *mon)
980{
981 PnvPsi *psi = PNV_PSI(psi9);
982
983 uint32_t offset =
984 (psi->regs[PSIHB_REG(PSIHB9_IVT_OFFSET)] >> PSIHB9_IVT_OFF_SHIFT);
985
986 monitor_printf(mon, "PSIHB Source %08x .. %08x\n",
987 offset, offset + psi9->source.nr_irqs - 1);
988 xive_source_pic_print_info(&psi9->source, offset, mon);
989}
990
