1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20#include "qemu/osdep.h"
21#include "qapi/error.h"
22#include "qemu/qemu-print.h"
23#include "cpu.h"
24
25static void openrisc_cpu_set_pc(CPUState *cs, vaddr value)
26{
27 OpenRISCCPU *cpu = OPENRISC_CPU(cs);
28
29 cpu->env.pc = value;
30 cpu->env.dflag = 0;
31}
32
33static bool openrisc_cpu_has_work(CPUState *cs)
34{
35 return cs->interrupt_request & (CPU_INTERRUPT_HARD |
36 CPU_INTERRUPT_TIMER);
37}
38
39static void openrisc_disas_set_info(CPUState *cpu, disassemble_info *info)
40{
41 info->print_insn = print_insn_or1k;
42}
43
44static void openrisc_cpu_reset(DeviceState *dev)
45{
46 CPUState *s = CPU(dev);
47 OpenRISCCPU *cpu = OPENRISC_CPU(s);
48 OpenRISCCPUClass *occ = OPENRISC_CPU_GET_CLASS(cpu);
49
50 occ->parent_reset(dev);
51
52 memset(&cpu->env, 0, offsetof(CPUOpenRISCState, end_reset_fields));
53
54 cpu->env.pc = 0x100;
55 cpu->env.sr = SR_FO | SR_SM;
56 cpu->env.lock_addr = -1;
57 s->exception_index = -1;
58 cpu_set_fpcsr(&cpu->env, 0);
59
60#ifndef CONFIG_USER_ONLY
61 cpu->env.picmr = 0x00000000;
62 cpu->env.picsr = 0x00000000;
63
64 cpu->env.ttmr = 0x00000000;
65#endif
66}
67
68#ifndef CONFIG_USER_ONLY
69static void openrisc_cpu_set_irq(void *opaque, int irq, int level)
70{
71 OpenRISCCPU *cpu = (OpenRISCCPU *)opaque;
72 CPUState *cs = CPU(cpu);
73 uint32_t irq_bit;
74
75 if (irq > 31 || irq < 0) {
76 return;
77 }
78
79 irq_bit = 1U << irq;
80
81 if (level) {
82 cpu->env.picsr |= irq_bit;
83 } else {
84 cpu->env.picsr &= ~irq_bit;
85 }
86
87 if (cpu->env.picsr & cpu->env.picmr) {
88 cpu_interrupt(cs, CPU_INTERRUPT_HARD);
89 } else {
90 cpu_reset_interrupt(cs, CPU_INTERRUPT_HARD);
91 cpu->env.picsr = 0;
92 }
93}
94#endif
95
96static void openrisc_cpu_realizefn(DeviceState *dev, Error **errp)
97{
98 CPUState *cs = CPU(dev);
99 OpenRISCCPUClass *occ = OPENRISC_CPU_GET_CLASS(dev);
100 Error *local_err = NULL;
101
102 cpu_exec_realizefn(cs, &local_err);
103 if (local_err != NULL) {
104 error_propagate(errp, local_err);
105 return;
106 }
107
108 qemu_init_vcpu(cs);
109 cpu_reset(cs);
110
111 occ->parent_realize(dev, errp);
112}
113
114static void openrisc_cpu_initfn(Object *obj)
115{
116 OpenRISCCPU *cpu = OPENRISC_CPU(obj);
117
118 cpu_set_cpustate_pointers(cpu);
119
120#ifndef CONFIG_USER_ONLY
121 qdev_init_gpio_in_named(DEVICE(cpu), openrisc_cpu_set_irq, "IRQ", NR_IRQS);
122#endif
123}
124
125
126
127static ObjectClass *openrisc_cpu_class_by_name(const char *cpu_model)
128{
129 ObjectClass *oc;
130 char *typename;
131
132 typename = g_strdup_printf(OPENRISC_CPU_TYPE_NAME("%s"), cpu_model);
133 oc = object_class_by_name(typename);
134 g_free(typename);
135 if (oc != NULL && (!object_class_dynamic_cast(oc, TYPE_OPENRISC_CPU) ||
136 object_class_is_abstract(oc))) {
137 return NULL;
138 }
139 return oc;
140}
141
142static void or1200_initfn(Object *obj)
143{
144 OpenRISCCPU *cpu = OPENRISC_CPU(obj);
145
146 cpu->env.vr = 0x13000008;
147 cpu->env.upr = UPR_UP | UPR_DMP | UPR_IMP | UPR_PICP | UPR_TTP | UPR_PMP;
148 cpu->env.cpucfgr = CPUCFGR_NSGF | CPUCFGR_OB32S | CPUCFGR_OF32S |
149 CPUCFGR_EVBARP;
150
151
152 cpu->env.dmmucfgr = (DMMUCFGR_NTW & (0 << 2))
153 | (DMMUCFGR_NTS & (ctz32(TLB_SIZE) << 2));
154 cpu->env.immucfgr = (IMMUCFGR_NTW & (0 << 2))
155 | (IMMUCFGR_NTS & (ctz32(TLB_SIZE) << 2));
156}
157
158static void openrisc_any_initfn(Object *obj)
159{
160 OpenRISCCPU *cpu = OPENRISC_CPU(obj);
161
162 cpu->env.vr = 0x13000040;
163 cpu->env.vr2 = 0;
164 cpu->env.avr = 0x01030000;
165
166 cpu->env.upr = UPR_UP | UPR_DMP | UPR_IMP | UPR_PICP | UPR_TTP | UPR_PMP;
167 cpu->env.cpucfgr = CPUCFGR_NSGF | CPUCFGR_OB32S | CPUCFGR_OF32S |
168 CPUCFGR_AVRP | CPUCFGR_EVBARP | CPUCFGR_OF64A32S;
169
170
171 cpu->env.dmmucfgr = (DMMUCFGR_NTW & (0 << 2))
172 | (DMMUCFGR_NTS & (ctz32(TLB_SIZE) << 2));
173 cpu->env.immucfgr = (IMMUCFGR_NTW & (0 << 2))
174 | (IMMUCFGR_NTS & (ctz32(TLB_SIZE) << 2));
175}
176
177#ifndef CONFIG_USER_ONLY
178#include "hw/core/sysemu-cpu-ops.h"
179
180static const struct SysemuCPUOps openrisc_sysemu_ops = {
181 .get_phys_page_debug = openrisc_cpu_get_phys_page_debug,
182};
183#endif
184
185#include "hw/core/tcg-cpu-ops.h"
186
187static const struct TCGCPUOps openrisc_tcg_ops = {
188 .initialize = openrisc_translate_init,
189
190#ifndef CONFIG_USER_ONLY
191 .tlb_fill = openrisc_cpu_tlb_fill,
192 .cpu_exec_interrupt = openrisc_cpu_exec_interrupt,
193 .do_interrupt = openrisc_cpu_do_interrupt,
194#endif
195};
196
197static void openrisc_cpu_class_init(ObjectClass *oc, void *data)
198{
199 OpenRISCCPUClass *occ = OPENRISC_CPU_CLASS(oc);
200 CPUClass *cc = CPU_CLASS(occ);
201 DeviceClass *dc = DEVICE_CLASS(oc);
202
203 device_class_set_parent_realize(dc, openrisc_cpu_realizefn,
204 &occ->parent_realize);
205 device_class_set_parent_reset(dc, openrisc_cpu_reset, &occ->parent_reset);
206
207 cc->class_by_name = openrisc_cpu_class_by_name;
208 cc->has_work = openrisc_cpu_has_work;
209 cc->dump_state = openrisc_cpu_dump_state;
210 cc->set_pc = openrisc_cpu_set_pc;
211 cc->gdb_read_register = openrisc_cpu_gdb_read_register;
212 cc->gdb_write_register = openrisc_cpu_gdb_write_register;
213#ifndef CONFIG_USER_ONLY
214 dc->vmsd = &vmstate_openrisc_cpu;
215 cc->sysemu_ops = &openrisc_sysemu_ops;
216#endif
217 cc->gdb_num_core_regs = 32 + 3;
218 cc->disas_set_info = openrisc_disas_set_info;
219 cc->tcg_ops = &openrisc_tcg_ops;
220}
221
222
223static gint openrisc_cpu_list_compare(gconstpointer a, gconstpointer b)
224{
225 ObjectClass *class_a = (ObjectClass *)a;
226 ObjectClass *class_b = (ObjectClass *)b;
227 const char *name_a, *name_b;
228
229 name_a = object_class_get_name(class_a);
230 name_b = object_class_get_name(class_b);
231 if (strcmp(name_a, "any-" TYPE_OPENRISC_CPU) == 0) {
232 return 1;
233 } else if (strcmp(name_b, "any-" TYPE_OPENRISC_CPU) == 0) {
234 return -1;
235 } else {
236 return strcmp(name_a, name_b);
237 }
238}
239
240static void openrisc_cpu_list_entry(gpointer data, gpointer user_data)
241{
242 ObjectClass *oc = data;
243 const char *typename;
244 char *name;
245
246 typename = object_class_get_name(oc);
247 name = g_strndup(typename,
248 strlen(typename) - strlen("-" TYPE_OPENRISC_CPU));
249 qemu_printf(" %s\n", name);
250 g_free(name);
251}
252
253void cpu_openrisc_list(void)
254{
255 GSList *list;
256
257 list = object_class_get_list(TYPE_OPENRISC_CPU, false);
258 list = g_slist_sort(list, openrisc_cpu_list_compare);
259 qemu_printf("Available CPUs:\n");
260 g_slist_foreach(list, openrisc_cpu_list_entry, NULL);
261 g_slist_free(list);
262}
263
264#define DEFINE_OPENRISC_CPU_TYPE(cpu_model, initfn) \
265 { \
266 .parent = TYPE_OPENRISC_CPU, \
267 .instance_init = initfn, \
268 .name = OPENRISC_CPU_TYPE_NAME(cpu_model), \
269 }
270
271static const TypeInfo openrisc_cpus_type_infos[] = {
272 {
273 .name = TYPE_OPENRISC_CPU,
274 .parent = TYPE_CPU,
275 .instance_size = sizeof(OpenRISCCPU),
276 .instance_init = openrisc_cpu_initfn,
277 .abstract = true,
278 .class_size = sizeof(OpenRISCCPUClass),
279 .class_init = openrisc_cpu_class_init,
280 },
281 DEFINE_OPENRISC_CPU_TYPE("or1200", or1200_initfn),
282 DEFINE_OPENRISC_CPU_TYPE("any", openrisc_any_initfn),
283};
284
285DEFINE_TYPES(openrisc_cpus_type_infos)
286
