1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25#ifndef TCG_LDST_H
26#define TCG_LDST_H
27
28#ifdef CONFIG_SOFTMMU
29
30
31tcg_target_ulong helper_ret_ldub_mmu(CPUArchState *env, target_ulong addr,
32 MemOpIdx oi, uintptr_t retaddr);
33tcg_target_ulong helper_le_lduw_mmu(CPUArchState *env, target_ulong addr,
34 MemOpIdx oi, uintptr_t retaddr);
35tcg_target_ulong helper_le_ldul_mmu(CPUArchState *env, target_ulong addr,
36 MemOpIdx oi, uintptr_t retaddr);
37uint64_t helper_le_ldq_mmu(CPUArchState *env, target_ulong addr,
38 MemOpIdx oi, uintptr_t retaddr);
39tcg_target_ulong helper_be_lduw_mmu(CPUArchState *env, target_ulong addr,
40 MemOpIdx oi, uintptr_t retaddr);
41tcg_target_ulong helper_be_ldul_mmu(CPUArchState *env, target_ulong addr,
42 MemOpIdx oi, uintptr_t retaddr);
43uint64_t helper_be_ldq_mmu(CPUArchState *env, target_ulong addr,
44 MemOpIdx oi, uintptr_t retaddr);
45
46
47tcg_target_ulong helper_ret_ldsb_mmu(CPUArchState *env, target_ulong addr,
48 MemOpIdx oi, uintptr_t retaddr);
49tcg_target_ulong helper_le_ldsw_mmu(CPUArchState *env, target_ulong addr,
50 MemOpIdx oi, uintptr_t retaddr);
51tcg_target_ulong helper_le_ldsl_mmu(CPUArchState *env, target_ulong addr,
52 MemOpIdx oi, uintptr_t retaddr);
53tcg_target_ulong helper_be_ldsw_mmu(CPUArchState *env, target_ulong addr,
54 MemOpIdx oi, uintptr_t retaddr);
55tcg_target_ulong helper_be_ldsl_mmu(CPUArchState *env, target_ulong addr,
56 MemOpIdx oi, uintptr_t retaddr);
57
58void helper_ret_stb_mmu(CPUArchState *env, target_ulong addr, uint8_t val,
59 MemOpIdx oi, uintptr_t retaddr);
60void helper_le_stw_mmu(CPUArchState *env, target_ulong addr, uint16_t val,
61 MemOpIdx oi, uintptr_t retaddr);
62void helper_le_stl_mmu(CPUArchState *env, target_ulong addr, uint32_t val,
63 MemOpIdx oi, uintptr_t retaddr);
64void helper_le_stq_mmu(CPUArchState *env, target_ulong addr, uint64_t val,
65 MemOpIdx oi, uintptr_t retaddr);
66void helper_be_stw_mmu(CPUArchState *env, target_ulong addr, uint16_t val,
67 MemOpIdx oi, uintptr_t retaddr);
68void helper_be_stl_mmu(CPUArchState *env, target_ulong addr, uint32_t val,
69 MemOpIdx oi, uintptr_t retaddr);
70void helper_be_stq_mmu(CPUArchState *env, target_ulong addr, uint64_t val,
71 MemOpIdx oi, uintptr_t retaddr);
72
73#else
74
75G_NORETURN void helper_unaligned_ld(CPUArchState *env, target_ulong addr);
76G_NORETURN void helper_unaligned_st(CPUArchState *env, target_ulong addr);
77
78#endif
79#endif
80