1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20#include "qemu/osdep.h"
21#include "exec/page-vary.h"
22#include "qapi/error.h"
23
24#include "qemu/cutils.h"
25#include "qemu/cacheflush.h"
26#include "qemu/madvise.h"
27
28#ifdef CONFIG_TCG
29#include "hw/core/tcg-cpu-ops.h"
30#endif
31
32#include "exec/exec-all.h"
33#include "exec/target_page.h"
34#include "hw/qdev-core.h"
35#include "hw/qdev-properties.h"
36#include "hw/boards.h"
37#include "hw/xen/xen.h"
38#include "sysemu/kvm.h"
39#include "sysemu/tcg.h"
40#include "sysemu/qtest.h"
41#include "qemu/timer.h"
42#include "qemu/config-file.h"
43#include "qemu/error-report.h"
44#include "qemu/qemu-print.h"
45#include "qemu/log.h"
46#include "qemu/memalign.h"
47#include "exec/memory.h"
48#include "exec/ioport.h"
49#include "sysemu/dma.h"
50#include "sysemu/hostmem.h"
51#include "sysemu/hw_accel.h"
52#include "sysemu/xen-mapcache.h"
53#include "trace/trace-root.h"
54
55#ifdef CONFIG_FALLOCATE_PUNCH_HOLE
56#include <linux/falloc.h>
57#endif
58
59#include "qemu/rcu_queue.h"
60#include "qemu/main-loop.h"
61#include "exec/translate-all.h"
62#include "sysemu/replay.h"
63
64#include "exec/memory-internal.h"
65#include "exec/ram_addr.h"
66
67#include "qemu/pmem.h"
68
69#include "migration/vmstate.h"
70
71#include "qemu/range.h"
72#ifndef _WIN32
73#include "qemu/mmap-alloc.h"
74#endif
75
76#include "monitor/monitor.h"
77
78#ifdef CONFIG_LIBDAXCTL
79#include <daxctl/libdaxctl.h>
80#endif
81
82
83
84
85
86
87RAMList ram_list = { .blocks = QLIST_HEAD_INITIALIZER(ram_list.blocks) };
88
89static MemoryRegion *system_memory;
90static MemoryRegion *system_io;
91
92AddressSpace address_space_io;
93AddressSpace address_space_memory;
94
95static MemoryRegion io_mem_unassigned;
96
97typedef struct PhysPageEntry PhysPageEntry;
98
99struct PhysPageEntry {
100
101 uint32_t skip : 6;
102
103 uint32_t ptr : 26;
104};
105
106#define PHYS_MAP_NODE_NIL (((uint32_t)~0) >> 6)
107
108
109#define ADDR_SPACE_BITS 64
110
111#define P_L2_BITS 9
112#define P_L2_SIZE (1 << P_L2_BITS)
113
114#define P_L2_LEVELS (((ADDR_SPACE_BITS - TARGET_PAGE_BITS - 1) / P_L2_BITS) + 1)
115
116typedef PhysPageEntry Node[P_L2_SIZE];
117
118typedef struct PhysPageMap {
119 struct rcu_head rcu;
120
121 unsigned sections_nb;
122 unsigned sections_nb_alloc;
123 unsigned nodes_nb;
124 unsigned nodes_nb_alloc;
125 Node *nodes;
126 MemoryRegionSection *sections;
127} PhysPageMap;
128
129struct AddressSpaceDispatch {
130 MemoryRegionSection *mru_section;
131
132
133
134 PhysPageEntry phys_map;
135 PhysPageMap map;
136};
137
138#define SUBPAGE_IDX(addr) ((addr) & ~TARGET_PAGE_MASK)
139typedef struct subpage_t {
140 MemoryRegion iomem;
141 FlatView *fv;
142 hwaddr base;
143 uint16_t sub_section[];
144} subpage_t;
145
146#define PHYS_SECTION_UNASSIGNED 0
147
148static void io_mem_init(void);
149static void memory_map_init(void);
150static void tcg_log_global_after_sync(MemoryListener *listener);
151static void tcg_commit(MemoryListener *listener);
152
153
154
155
156
157
158
159
160struct CPUAddressSpace {
161 CPUState *cpu;
162 AddressSpace *as;
163 struct AddressSpaceDispatch *memory_dispatch;
164 MemoryListener tcg_as_listener;
165};
166
167struct DirtyBitmapSnapshot {
168 ram_addr_t start;
169 ram_addr_t end;
170 unsigned long dirty[];
171};
172
173static void phys_map_node_reserve(PhysPageMap *map, unsigned nodes)
174{
175 static unsigned alloc_hint = 16;
176 if (map->nodes_nb + nodes > map->nodes_nb_alloc) {
177 map->nodes_nb_alloc = MAX(alloc_hint, map->nodes_nb + nodes);
178 map->nodes = g_renew(Node, map->nodes, map->nodes_nb_alloc);
179 alloc_hint = map->nodes_nb_alloc;
180 }
181}
182
183static uint32_t phys_map_node_alloc(PhysPageMap *map, bool leaf)
184{
185 unsigned i;
186 uint32_t ret;
187 PhysPageEntry e;
188 PhysPageEntry *p;
189
190 ret = map->nodes_nb++;
191 p = map->nodes[ret];
192 assert(ret != PHYS_MAP_NODE_NIL);
193 assert(ret != map->nodes_nb_alloc);
194
195 e.skip = leaf ? 0 : 1;
196 e.ptr = leaf ? PHYS_SECTION_UNASSIGNED : PHYS_MAP_NODE_NIL;
197 for (i = 0; i < P_L2_SIZE; ++i) {
198 memcpy(&p[i], &e, sizeof(e));
199 }
200 return ret;
201}
202
203static void phys_page_set_level(PhysPageMap *map, PhysPageEntry *lp,
204 hwaddr *index, uint64_t *nb, uint16_t leaf,
205 int level)
206{
207 PhysPageEntry *p;
208 hwaddr step = (hwaddr)1 << (level * P_L2_BITS);
209
210 if (lp->skip && lp->ptr == PHYS_MAP_NODE_NIL) {
211 lp->ptr = phys_map_node_alloc(map, level == 0);
212 }
213 p = map->nodes[lp->ptr];
214 lp = &p[(*index >> (level * P_L2_BITS)) & (P_L2_SIZE - 1)];
215
216 while (*nb && lp < &p[P_L2_SIZE]) {
217 if ((*index & (step - 1)) == 0 && *nb >= step) {
218 lp->skip = 0;
219 lp->ptr = leaf;
220 *index += step;
221 *nb -= step;
222 } else {
223 phys_page_set_level(map, lp, index, nb, leaf, level - 1);
224 }
225 ++lp;
226 }
227}
228
229static void phys_page_set(AddressSpaceDispatch *d,
230 hwaddr index, uint64_t nb,
231 uint16_t leaf)
232{
233
234 phys_map_node_reserve(&d->map, 3 * P_L2_LEVELS);
235
236 phys_page_set_level(&d->map, &d->phys_map, &index, &nb, leaf, P_L2_LEVELS - 1);
237}
238
239
240
241
242static void phys_page_compact(PhysPageEntry *lp, Node *nodes)
243{
244 unsigned valid_ptr = P_L2_SIZE;
245 int valid = 0;
246 PhysPageEntry *p;
247 int i;
248
249 if (lp->ptr == PHYS_MAP_NODE_NIL) {
250 return;
251 }
252
253 p = nodes[lp->ptr];
254 for (i = 0; i < P_L2_SIZE; i++) {
255 if (p[i].ptr == PHYS_MAP_NODE_NIL) {
256 continue;
257 }
258
259 valid_ptr = i;
260 valid++;
261 if (p[i].skip) {
262 phys_page_compact(&p[i], nodes);
263 }
264 }
265
266
267 if (valid != 1) {
268 return;
269 }
270
271 assert(valid_ptr < P_L2_SIZE);
272
273
274 if (P_L2_LEVELS >= (1 << 6) &&
275 lp->skip + p[valid_ptr].skip >= (1 << 6)) {
276 return;
277 }
278
279 lp->ptr = p[valid_ptr].ptr;
280 if (!p[valid_ptr].skip) {
281
282
283
284
285
286
287 lp->skip = 0;
288 } else {
289 lp->skip += p[valid_ptr].skip;
290 }
291}
292
293void address_space_dispatch_compact(AddressSpaceDispatch *d)
294{
295 if (d->phys_map.skip) {
296 phys_page_compact(&d->phys_map, d->map.nodes);
297 }
298}
299
300static inline bool section_covers_addr(const MemoryRegionSection *section,
301 hwaddr addr)
302{
303
304
305
306 return int128_gethi(section->size) ||
307 range_covers_byte(section->offset_within_address_space,
308 int128_getlo(section->size), addr);
309}
310
311static MemoryRegionSection *phys_page_find(AddressSpaceDispatch *d, hwaddr addr)
312{
313 PhysPageEntry lp = d->phys_map, *p;
314 Node *nodes = d->map.nodes;
315 MemoryRegionSection *sections = d->map.sections;
316 hwaddr index = addr >> TARGET_PAGE_BITS;
317 int i;
318
319 for (i = P_L2_LEVELS; lp.skip && (i -= lp.skip) >= 0;) {
320 if (lp.ptr == PHYS_MAP_NODE_NIL) {
321 return §ions[PHYS_SECTION_UNASSIGNED];
322 }
323 p = nodes[lp.ptr];
324 lp = p[(index >> (i * P_L2_BITS)) & (P_L2_SIZE - 1)];
325 }
326
327 if (section_covers_addr(§ions[lp.ptr], addr)) {
328 return §ions[lp.ptr];
329 } else {
330 return §ions[PHYS_SECTION_UNASSIGNED];
331 }
332}
333
334
335static MemoryRegionSection *address_space_lookup_region(AddressSpaceDispatch *d,
336 hwaddr addr,
337 bool resolve_subpage)
338{
339 MemoryRegionSection *section = qatomic_read(&d->mru_section);
340 subpage_t *subpage;
341
342 if (!section || section == &d->map.sections[PHYS_SECTION_UNASSIGNED] ||
343 !section_covers_addr(section, addr)) {
344 section = phys_page_find(d, addr);
345 qatomic_set(&d->mru_section, section);
346 }
347 if (resolve_subpage && section->mr->subpage) {
348 subpage = container_of(section->mr, subpage_t, iomem);
349 section = &d->map.sections[subpage->sub_section[SUBPAGE_IDX(addr)]];
350 }
351 return section;
352}
353
354
355static MemoryRegionSection *
356address_space_translate_internal(AddressSpaceDispatch *d, hwaddr addr, hwaddr *xlat,
357 hwaddr *plen, bool resolve_subpage)
358{
359 MemoryRegionSection *section;
360 MemoryRegion *mr;
361 Int128 diff;
362
363 section = address_space_lookup_region(d, addr, resolve_subpage);
364
365 addr -= section->offset_within_address_space;
366
367
368 *xlat = addr + section->offset_within_region;
369
370 mr = section->mr;
371
372
373
374
375
376
377
378
379
380
381
382
383 if (memory_region_is_ram(mr)) {
384 diff = int128_sub(section->size, int128_make64(addr));
385 *plen = int128_get64(int128_min(diff, int128_make64(*plen)));
386 }
387 return section;
388}
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412static MemoryRegionSection address_space_translate_iommu(IOMMUMemoryRegion *iommu_mr,
413 hwaddr *xlat,
414 hwaddr *plen_out,
415 hwaddr *page_mask_out,
416 bool is_write,
417 bool is_mmio,
418 AddressSpace **target_as,
419 MemTxAttrs attrs)
420{
421 MemoryRegionSection *section;
422 hwaddr page_mask = (hwaddr)-1;
423
424 do {
425 hwaddr addr = *xlat;
426 IOMMUMemoryRegionClass *imrc = memory_region_get_iommu_class_nocheck(iommu_mr);
427 int iommu_idx = 0;
428 IOMMUTLBEntry iotlb;
429
430 if (imrc->attrs_to_index) {
431 iommu_idx = imrc->attrs_to_index(iommu_mr, attrs);
432 }
433
434 iotlb = imrc->translate(iommu_mr, addr, is_write ?
435 IOMMU_WO : IOMMU_RO, iommu_idx);
436
437 if (!(iotlb.perm & (1 << is_write))) {
438 goto unassigned;
439 }
440
441 addr = ((iotlb.translated_addr & ~iotlb.addr_mask)
442 | (addr & iotlb.addr_mask));
443 page_mask &= iotlb.addr_mask;
444 *plen_out = MIN(*plen_out, (addr | iotlb.addr_mask) - addr + 1);
445 *target_as = iotlb.target_as;
446
447 section = address_space_translate_internal(
448 address_space_to_dispatch(iotlb.target_as), addr, xlat,
449 plen_out, is_mmio);
450
451 iommu_mr = memory_region_get_iommu(section->mr);
452 } while (unlikely(iommu_mr));
453
454 if (page_mask_out) {
455 *page_mask_out = page_mask;
456 }
457 return *section;
458
459unassigned:
460 return (MemoryRegionSection) { .mr = &io_mem_unassigned };
461}
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483static MemoryRegionSection flatview_do_translate(FlatView *fv,
484 hwaddr addr,
485 hwaddr *xlat,
486 hwaddr *plen_out,
487 hwaddr *page_mask_out,
488 bool is_write,
489 bool is_mmio,
490 AddressSpace **target_as,
491 MemTxAttrs attrs)
492{
493 MemoryRegionSection *section;
494 IOMMUMemoryRegion *iommu_mr;
495 hwaddr plen = (hwaddr)(-1);
496
497 if (!plen_out) {
498 plen_out = &plen;
499 }
500
501 section = address_space_translate_internal(
502 flatview_to_dispatch(fv), addr, xlat,
503 plen_out, is_mmio);
504
505 iommu_mr = memory_region_get_iommu(section->mr);
506 if (unlikely(iommu_mr)) {
507 return address_space_translate_iommu(iommu_mr, xlat,
508 plen_out, page_mask_out,
509 is_write, is_mmio,
510 target_as, attrs);
511 }
512 if (page_mask_out) {
513
514 *page_mask_out = ~TARGET_PAGE_MASK;
515 }
516
517 return *section;
518}
519
520
521IOMMUTLBEntry address_space_get_iotlb_entry(AddressSpace *as, hwaddr addr,
522 bool is_write, MemTxAttrs attrs)
523{
524 MemoryRegionSection section;
525 hwaddr xlat, page_mask;
526
527
528
529
530
531 section = flatview_do_translate(address_space_to_flatview(as), addr, &xlat,
532 NULL, &page_mask, is_write, false, &as,
533 attrs);
534
535
536 if (section.mr == &io_mem_unassigned) {
537 goto iotlb_fail;
538 }
539
540
541 xlat += section.offset_within_address_space -
542 section.offset_within_region;
543
544 return (IOMMUTLBEntry) {
545 .target_as = as,
546 .iova = addr & ~page_mask,
547 .translated_addr = xlat & ~page_mask,
548 .addr_mask = page_mask,
549
550 .perm = IOMMU_RW,
551 };
552
553iotlb_fail:
554 return (IOMMUTLBEntry) {0};
555}
556
557
558MemoryRegion *flatview_translate(FlatView *fv, hwaddr addr, hwaddr *xlat,
559 hwaddr *plen, bool is_write,
560 MemTxAttrs attrs)
561{
562 MemoryRegion *mr;
563 MemoryRegionSection section;
564 AddressSpace *as = NULL;
565
566
567 section = flatview_do_translate(fv, addr, xlat, plen, NULL,
568 is_write, true, &as, attrs);
569 mr = section.mr;
570
571 if (xen_enabled() && memory_access_is_direct(mr, is_write)) {
572 hwaddr page = ((addr & TARGET_PAGE_MASK) + TARGET_PAGE_SIZE) - addr;
573 *plen = MIN(page, *plen);
574 }
575
576 return mr;
577}
578
579typedef struct TCGIOMMUNotifier {
580 IOMMUNotifier n;
581 MemoryRegion *mr;
582 CPUState *cpu;
583 int iommu_idx;
584 bool active;
585} TCGIOMMUNotifier;
586
587static void tcg_iommu_unmap_notify(IOMMUNotifier *n, IOMMUTLBEntry *iotlb)
588{
589 TCGIOMMUNotifier *notifier = container_of(n, TCGIOMMUNotifier, n);
590
591 if (!notifier->active) {
592 return;
593 }
594 tlb_flush(notifier->cpu);
595 notifier->active = false;
596
597
598
599
600
601}
602
603static void tcg_register_iommu_notifier(CPUState *cpu,
604 IOMMUMemoryRegion *iommu_mr,
605 int iommu_idx)
606{
607
608
609
610
611 MemoryRegion *mr = MEMORY_REGION(iommu_mr);
612 TCGIOMMUNotifier *notifier = NULL;
613 int i;
614
615 for (i = 0; i < cpu->iommu_notifiers->len; i++) {
616 notifier = g_array_index(cpu->iommu_notifiers, TCGIOMMUNotifier *, i);
617 if (notifier->mr == mr && notifier->iommu_idx == iommu_idx) {
618 break;
619 }
620 }
621 if (i == cpu->iommu_notifiers->len) {
622
623 cpu->iommu_notifiers = g_array_set_size(cpu->iommu_notifiers, i + 1);
624 notifier = g_new0(TCGIOMMUNotifier, 1);
625 g_array_index(cpu->iommu_notifiers, TCGIOMMUNotifier *, i) = notifier;
626
627 notifier->mr = mr;
628 notifier->iommu_idx = iommu_idx;
629 notifier->cpu = cpu;
630
631
632
633
634
635
636 iommu_notifier_init(¬ifier->n,
637 tcg_iommu_unmap_notify,
638 IOMMU_NOTIFIER_UNMAP,
639 0,
640 HWADDR_MAX,
641 iommu_idx);
642 memory_region_register_iommu_notifier(notifier->mr, ¬ifier->n,
643 &error_fatal);
644 }
645
646 if (!notifier->active) {
647 notifier->active = true;
648 }
649}
650
651void tcg_iommu_free_notifier_list(CPUState *cpu)
652{
653
654 int i;
655 TCGIOMMUNotifier *notifier;
656
657 for (i = 0; i < cpu->iommu_notifiers->len; i++) {
658 notifier = g_array_index(cpu->iommu_notifiers, TCGIOMMUNotifier *, i);
659 memory_region_unregister_iommu_notifier(notifier->mr, ¬ifier->n);
660 g_free(notifier);
661 }
662 g_array_free(cpu->iommu_notifiers, true);
663}
664
665void tcg_iommu_init_notifier_list(CPUState *cpu)
666{
667 cpu->iommu_notifiers = g_array_new(false, true, sizeof(TCGIOMMUNotifier *));
668}
669
670
671MemoryRegionSection *
672address_space_translate_for_iotlb(CPUState *cpu, int asidx, hwaddr orig_addr,
673 hwaddr *xlat, hwaddr *plen,
674 MemTxAttrs attrs, int *prot)
675{
676 MemoryRegionSection *section;
677 IOMMUMemoryRegion *iommu_mr;
678 IOMMUMemoryRegionClass *imrc;
679 IOMMUTLBEntry iotlb;
680 int iommu_idx;
681 hwaddr addr = orig_addr;
682 AddressSpaceDispatch *d =
683 qatomic_rcu_read(&cpu->cpu_ases[asidx].memory_dispatch);
684
685 for (;;) {
686 section = address_space_translate_internal(d, addr, &addr, plen, false);
687
688 iommu_mr = memory_region_get_iommu(section->mr);
689 if (!iommu_mr) {
690 break;
691 }
692
693 imrc = memory_region_get_iommu_class_nocheck(iommu_mr);
694
695 iommu_idx = imrc->attrs_to_index(iommu_mr, attrs);
696 tcg_register_iommu_notifier(cpu, iommu_mr, iommu_idx);
697
698
699
700 iotlb = imrc->translate(iommu_mr, addr, IOMMU_NONE, iommu_idx);
701 addr = ((iotlb.translated_addr & ~iotlb.addr_mask)
702 | (addr & iotlb.addr_mask));
703
704
705
706
707 if (!(iotlb.perm & IOMMU_RO)) {
708 *prot &= ~(PAGE_READ | PAGE_EXEC);
709 }
710 if (!(iotlb.perm & IOMMU_WO)) {
711 *prot &= ~PAGE_WRITE;
712 }
713
714 if (!*prot) {
715 goto translate_fail;
716 }
717
718 d = flatview_to_dispatch(address_space_to_flatview(iotlb.target_as));
719 }
720
721 assert(!memory_region_is_iommu(section->mr));
722 *xlat = addr;
723 return section;
724
725translate_fail:
726
727
728
729
730
731
732
733
734 assert((orig_addr & ~TARGET_PAGE_MASK) == 0);
735 *xlat = orig_addr;
736 return &d->map.sections[PHYS_SECTION_UNASSIGNED];
737}
738
739void cpu_address_space_init(CPUState *cpu, int asidx,
740 const char *prefix, MemoryRegion *mr)
741{
742 CPUAddressSpace *newas;
743 AddressSpace *as = g_new0(AddressSpace, 1);
744 char *as_name;
745
746 assert(mr);
747 as_name = g_strdup_printf("%s-%d", prefix, cpu->cpu_index);
748 address_space_init(as, mr, as_name);
749 g_free(as_name);
750
751
752 assert(asidx < cpu->num_ases);
753
754 if (asidx == 0) {
755
756 cpu->as = as;
757 }
758
759
760 assert(asidx == 0 || !kvm_enabled());
761
762 if (!cpu->cpu_ases) {
763 cpu->cpu_ases = g_new0(CPUAddressSpace, cpu->num_ases);
764 }
765
766 newas = &cpu->cpu_ases[asidx];
767 newas->cpu = cpu;
768 newas->as = as;
769 if (tcg_enabled()) {
770 newas->tcg_as_listener.log_global_after_sync = tcg_log_global_after_sync;
771 newas->tcg_as_listener.commit = tcg_commit;
772 newas->tcg_as_listener.name = "tcg";
773 memory_listener_register(&newas->tcg_as_listener, as);
774 }
775}
776
777AddressSpace *cpu_get_address_space(CPUState *cpu, int asidx)
778{
779
780 return cpu->cpu_ases[asidx].as;
781}
782
783
784int cpu_watchpoint_insert(CPUState *cpu, vaddr addr, vaddr len,
785 int flags, CPUWatchpoint **watchpoint)
786{
787 CPUWatchpoint *wp;
788 vaddr in_page;
789
790
791 if (len == 0 || (addr + len - 1) < addr) {
792 error_report("tried to set invalid watchpoint at %"
793 VADDR_PRIx ", len=%" VADDR_PRIu, addr, len);
794 return -EINVAL;
795 }
796 wp = g_malloc(sizeof(*wp));
797
798 wp->vaddr = addr;
799 wp->len = len;
800 wp->flags = flags;
801
802
803 if (flags & BP_GDB) {
804 QTAILQ_INSERT_HEAD(&cpu->watchpoints, wp, entry);
805 } else {
806 QTAILQ_INSERT_TAIL(&cpu->watchpoints, wp, entry);
807 }
808
809 in_page = -(addr | TARGET_PAGE_MASK);
810 if (len <= in_page) {
811 tlb_flush_page(cpu, addr);
812 } else {
813 tlb_flush(cpu);
814 }
815
816 if (watchpoint)
817 *watchpoint = wp;
818 return 0;
819}
820
821
822int cpu_watchpoint_remove(CPUState *cpu, vaddr addr, vaddr len,
823 int flags)
824{
825 CPUWatchpoint *wp;
826
827 QTAILQ_FOREACH(wp, &cpu->watchpoints, entry) {
828 if (addr == wp->vaddr && len == wp->len
829 && flags == (wp->flags & ~BP_WATCHPOINT_HIT)) {
830 cpu_watchpoint_remove_by_ref(cpu, wp);
831 return 0;
832 }
833 }
834 return -ENOENT;
835}
836
837
838void cpu_watchpoint_remove_by_ref(CPUState *cpu, CPUWatchpoint *watchpoint)
839{
840 QTAILQ_REMOVE(&cpu->watchpoints, watchpoint, entry);
841
842 tlb_flush_page(cpu, watchpoint->vaddr);
843
844 g_free(watchpoint);
845}
846
847
848void cpu_watchpoint_remove_all(CPUState *cpu, int mask)
849{
850 CPUWatchpoint *wp, *next;
851
852 QTAILQ_FOREACH_SAFE(wp, &cpu->watchpoints, entry, next) {
853 if (wp->flags & mask) {
854 cpu_watchpoint_remove_by_ref(cpu, wp);
855 }
856 }
857}
858
859#ifdef CONFIG_TCG
860
861
862
863
864
865static inline bool watchpoint_address_matches(CPUWatchpoint *wp,
866 vaddr addr, vaddr len)
867{
868
869
870
871
872
873 vaddr wpend = wp->vaddr + wp->len - 1;
874 vaddr addrend = addr + len - 1;
875
876 return !(addr > wpend || wp->vaddr > addrend);
877}
878
879
880int cpu_watchpoint_address_matches(CPUState *cpu, vaddr addr, vaddr len)
881{
882 CPUWatchpoint *wp;
883 int ret = 0;
884
885 QTAILQ_FOREACH(wp, &cpu->watchpoints, entry) {
886 if (watchpoint_address_matches(wp, addr, len)) {
887 ret |= wp->flags;
888 }
889 }
890 return ret;
891}
892
893
894void cpu_check_watchpoint(CPUState *cpu, vaddr addr, vaddr len,
895 MemTxAttrs attrs, int flags, uintptr_t ra)
896{
897 CPUClass *cc = CPU_GET_CLASS(cpu);
898 CPUWatchpoint *wp;
899
900 assert(tcg_enabled());
901 if (cpu->watchpoint_hit) {
902
903
904
905
906
907 qemu_mutex_lock_iothread();
908 cpu_interrupt(cpu, CPU_INTERRUPT_DEBUG);
909 qemu_mutex_unlock_iothread();
910 return;
911 }
912
913 if (cc->tcg_ops->adjust_watchpoint_address) {
914
915 addr = cc->tcg_ops->adjust_watchpoint_address(cpu, addr, len);
916 }
917 QTAILQ_FOREACH(wp, &cpu->watchpoints, entry) {
918 if (watchpoint_address_matches(wp, addr, len)
919 && (wp->flags & flags)) {
920 if (replay_running_debug()) {
921
922
923
924
925
926 if (!cpu->can_do_io) {
927
928 cpu->cflags_next_tb = 1 | CF_LAST_IO | CF_NOIRQ | curr_cflags(cpu);
929 cpu_loop_exit_restore(cpu, ra);
930 }
931
932
933
934
935 replay_breakpoint();
936 return;
937 }
938 if (flags == BP_MEM_READ) {
939 wp->flags |= BP_WATCHPOINT_HIT_READ;
940 } else {
941 wp->flags |= BP_WATCHPOINT_HIT_WRITE;
942 }
943 wp->hitaddr = MAX(addr, wp->vaddr);
944 wp->hitattrs = attrs;
945
946 if (wp->flags & BP_CPU && cc->tcg_ops->debug_check_watchpoint &&
947 !cc->tcg_ops->debug_check_watchpoint(cpu, wp)) {
948 wp->flags &= ~BP_WATCHPOINT_HIT;
949 continue;
950 }
951 cpu->watchpoint_hit = wp;
952
953 mmap_lock();
954
955 tb_check_watchpoint(cpu, ra);
956 if (wp->flags & BP_STOP_BEFORE_ACCESS) {
957 cpu->exception_index = EXCP_DEBUG;
958 mmap_unlock();
959 cpu_loop_exit(cpu);
960 } else {
961
962 cpu->cflags_next_tb = 1 | CF_LAST_IO | CF_NOIRQ | curr_cflags(cpu);
963 mmap_unlock();
964 cpu_loop_exit_noexc(cpu);
965 }
966 } else {
967 wp->flags &= ~BP_WATCHPOINT_HIT;
968 }
969 }
970}
971
972#endif
973
974
975static RAMBlock *qemu_get_ram_block(ram_addr_t addr)
976{
977 RAMBlock *block;
978
979 block = qatomic_rcu_read(&ram_list.mru_block);
980 if (block && addr - block->offset < block->max_length) {
981 return block;
982 }
983 RAMBLOCK_FOREACH(block) {
984 if (addr - block->offset < block->max_length) {
985 goto found;
986 }
987 }
988
989 fprintf(stderr, "Bad ram offset %" PRIx64 "\n", (uint64_t)addr);
990 abort();
991
992found:
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009 ram_list.mru_block = block;
1010 return block;
1011}
1012
1013static void tlb_reset_dirty_range_all(ram_addr_t start, ram_addr_t length)
1014{
1015 CPUState *cpu;
1016 ram_addr_t start1;
1017 RAMBlock *block;
1018 ram_addr_t end;
1019
1020 assert(tcg_enabled());
1021 end = TARGET_PAGE_ALIGN(start + length);
1022 start &= TARGET_PAGE_MASK;
1023
1024 RCU_READ_LOCK_GUARD();
1025 block = qemu_get_ram_block(start);
1026 assert(block == qemu_get_ram_block(end - 1));
1027 start1 = (uintptr_t)ramblock_ptr(block, start - block->offset);
1028 CPU_FOREACH(cpu) {
1029 tlb_reset_dirty(cpu, start1, length);
1030 }
1031}
1032
1033
1034bool cpu_physical_memory_test_and_clear_dirty(ram_addr_t start,
1035 ram_addr_t length,
1036 unsigned client)
1037{
1038 DirtyMemoryBlocks *blocks;
1039 unsigned long end, page, start_page;
1040 bool dirty = false;
1041 RAMBlock *ramblock;
1042 uint64_t mr_offset, mr_size;
1043
1044 if (length == 0) {
1045 return false;
1046 }
1047
1048 end = TARGET_PAGE_ALIGN(start + length) >> TARGET_PAGE_BITS;
1049 start_page = start >> TARGET_PAGE_BITS;
1050 page = start_page;
1051
1052 WITH_RCU_READ_LOCK_GUARD() {
1053 blocks = qatomic_rcu_read(&ram_list.dirty_memory[client]);
1054 ramblock = qemu_get_ram_block(start);
1055
1056 assert(start >= ramblock->offset &&
1057 start + length <= ramblock->offset + ramblock->used_length);
1058
1059 while (page < end) {
1060 unsigned long idx = page / DIRTY_MEMORY_BLOCK_SIZE;
1061 unsigned long offset = page % DIRTY_MEMORY_BLOCK_SIZE;
1062 unsigned long num = MIN(end - page,
1063 DIRTY_MEMORY_BLOCK_SIZE - offset);
1064
1065 dirty |= bitmap_test_and_clear_atomic(blocks->blocks[idx],
1066 offset, num);
1067 page += num;
1068 }
1069
1070 mr_offset = (ram_addr_t)(start_page << TARGET_PAGE_BITS) - ramblock->offset;
1071 mr_size = (end - start_page) << TARGET_PAGE_BITS;
1072 memory_region_clear_dirty_bitmap(ramblock->mr, mr_offset, mr_size);
1073 }
1074
1075 if (dirty && tcg_enabled()) {
1076 tlb_reset_dirty_range_all(start, length);
1077 }
1078
1079 return dirty;
1080}
1081
1082DirtyBitmapSnapshot *cpu_physical_memory_snapshot_and_clear_dirty
1083 (MemoryRegion *mr, hwaddr offset, hwaddr length, unsigned client)
1084{
1085 DirtyMemoryBlocks *blocks;
1086 ram_addr_t start = memory_region_get_ram_addr(mr) + offset;
1087 unsigned long align = 1UL << (TARGET_PAGE_BITS + BITS_PER_LEVEL);
1088 ram_addr_t first = QEMU_ALIGN_DOWN(start, align);
1089 ram_addr_t last = QEMU_ALIGN_UP(start + length, align);
1090 DirtyBitmapSnapshot *snap;
1091 unsigned long page, end, dest;
1092
1093 snap = g_malloc0(sizeof(*snap) +
1094 ((last - first) >> (TARGET_PAGE_BITS + 3)));
1095 snap->start = first;
1096 snap->end = last;
1097
1098 page = first >> TARGET_PAGE_BITS;
1099 end = last >> TARGET_PAGE_BITS;
1100 dest = 0;
1101
1102 WITH_RCU_READ_LOCK_GUARD() {
1103 blocks = qatomic_rcu_read(&ram_list.dirty_memory[client]);
1104
1105 while (page < end) {
1106 unsigned long idx = page / DIRTY_MEMORY_BLOCK_SIZE;
1107 unsigned long offset = page % DIRTY_MEMORY_BLOCK_SIZE;
1108 unsigned long num = MIN(end - page,
1109 DIRTY_MEMORY_BLOCK_SIZE - offset);
1110
1111 assert(QEMU_IS_ALIGNED(offset, (1 << BITS_PER_LEVEL)));
1112 assert(QEMU_IS_ALIGNED(num, (1 << BITS_PER_LEVEL)));
1113 offset >>= BITS_PER_LEVEL;
1114
1115 bitmap_copy_and_clear_atomic(snap->dirty + dest,
1116 blocks->blocks[idx] + offset,
1117 num);
1118 page += num;
1119 dest += num >> BITS_PER_LEVEL;
1120 }
1121 }
1122
1123 if (tcg_enabled()) {
1124 tlb_reset_dirty_range_all(start, length);
1125 }
1126
1127 memory_region_clear_dirty_bitmap(mr, offset, length);
1128
1129 return snap;
1130}
1131
1132bool cpu_physical_memory_snapshot_get_dirty(DirtyBitmapSnapshot *snap,
1133 ram_addr_t start,
1134 ram_addr_t length)
1135{
1136 unsigned long page, end;
1137
1138 assert(start >= snap->start);
1139 assert(start + length <= snap->end);
1140
1141 end = TARGET_PAGE_ALIGN(start + length - snap->start) >> TARGET_PAGE_BITS;
1142 page = (start - snap->start) >> TARGET_PAGE_BITS;
1143
1144 while (page < end) {
1145 if (test_bit(page, snap->dirty)) {
1146 return true;
1147 }
1148 page++;
1149 }
1150 return false;
1151}
1152
1153
1154hwaddr memory_region_section_get_iotlb(CPUState *cpu,
1155 MemoryRegionSection *section)
1156{
1157 AddressSpaceDispatch *d = flatview_to_dispatch(section->fv);
1158 return section - d->map.sections;
1159}
1160
1161static int subpage_register(subpage_t *mmio, uint32_t start, uint32_t end,
1162 uint16_t section);
1163static subpage_t *subpage_init(FlatView *fv, hwaddr base);
1164
1165static uint16_t phys_section_add(PhysPageMap *map,
1166 MemoryRegionSection *section)
1167{
1168
1169
1170
1171
1172 assert(map->sections_nb < TARGET_PAGE_SIZE);
1173
1174 if (map->sections_nb == map->sections_nb_alloc) {
1175 map->sections_nb_alloc = MAX(map->sections_nb_alloc * 2, 16);
1176 map->sections = g_renew(MemoryRegionSection, map->sections,
1177 map->sections_nb_alloc);
1178 }
1179 map->sections[map->sections_nb] = *section;
1180 memory_region_ref(section->mr);
1181 return map->sections_nb++;
1182}
1183
1184static void phys_section_destroy(MemoryRegion *mr)
1185{
1186 bool have_sub_page = mr->subpage;
1187
1188 memory_region_unref(mr);
1189
1190 if (have_sub_page) {
1191 subpage_t *subpage = container_of(mr, subpage_t, iomem);
1192 object_unref(OBJECT(&subpage->iomem));
1193 g_free(subpage);
1194 }
1195}
1196
1197static void phys_sections_free(PhysPageMap *map)
1198{
1199 while (map->sections_nb > 0) {
1200 MemoryRegionSection *section = &map->sections[--map->sections_nb];
1201 phys_section_destroy(section->mr);
1202 }
1203 g_free(map->sections);
1204 g_free(map->nodes);
1205}
1206
1207static void register_subpage(FlatView *fv, MemoryRegionSection *section)
1208{
1209 AddressSpaceDispatch *d = flatview_to_dispatch(fv);
1210 subpage_t *subpage;
1211 hwaddr base = section->offset_within_address_space
1212 & TARGET_PAGE_MASK;
1213 MemoryRegionSection *existing = phys_page_find(d, base);
1214 MemoryRegionSection subsection = {
1215 .offset_within_address_space = base,
1216 .size = int128_make64(TARGET_PAGE_SIZE),
1217 };
1218 hwaddr start, end;
1219
1220 assert(existing->mr->subpage || existing->mr == &io_mem_unassigned);
1221
1222 if (!(existing->mr->subpage)) {
1223 subpage = subpage_init(fv, base);
1224 subsection.fv = fv;
1225 subsection.mr = &subpage->iomem;
1226 phys_page_set(d, base >> TARGET_PAGE_BITS, 1,
1227 phys_section_add(&d->map, &subsection));
1228 } else {
1229 subpage = container_of(existing->mr, subpage_t, iomem);
1230 }
1231 start = section->offset_within_address_space & ~TARGET_PAGE_MASK;
1232 end = start + int128_get64(section->size) - 1;
1233 subpage_register(subpage, start, end,
1234 phys_section_add(&d->map, section));
1235}
1236
1237
1238static void register_multipage(FlatView *fv,
1239 MemoryRegionSection *section)
1240{
1241 AddressSpaceDispatch *d = flatview_to_dispatch(fv);
1242 hwaddr start_addr = section->offset_within_address_space;
1243 uint16_t section_index = phys_section_add(&d->map, section);
1244 uint64_t num_pages = int128_get64(int128_rshift(section->size,
1245 TARGET_PAGE_BITS));
1246
1247 assert(num_pages);
1248 phys_page_set(d, start_addr >> TARGET_PAGE_BITS, num_pages, section_index);
1249}
1250
1251
1252
1253
1254
1255
1256
1257
1258void flatview_add_to_dispatch(FlatView *fv, MemoryRegionSection *section)
1259{
1260 MemoryRegionSection remain = *section;
1261 Int128 page_size = int128_make64(TARGET_PAGE_SIZE);
1262
1263
1264 if (remain.offset_within_address_space & ~TARGET_PAGE_MASK) {
1265 uint64_t left = TARGET_PAGE_ALIGN(remain.offset_within_address_space)
1266 - remain.offset_within_address_space;
1267
1268 MemoryRegionSection now = remain;
1269 now.size = int128_min(int128_make64(left), now.size);
1270 register_subpage(fv, &now);
1271 if (int128_eq(remain.size, now.size)) {
1272 return;
1273 }
1274 remain.size = int128_sub(remain.size, now.size);
1275 remain.offset_within_address_space += int128_get64(now.size);
1276 remain.offset_within_region += int128_get64(now.size);
1277 }
1278
1279
1280 if (int128_ge(remain.size, page_size)) {
1281 MemoryRegionSection now = remain;
1282 now.size = int128_and(now.size, int128_neg(page_size));
1283 register_multipage(fv, &now);
1284 if (int128_eq(remain.size, now.size)) {
1285 return;
1286 }
1287 remain.size = int128_sub(remain.size, now.size);
1288 remain.offset_within_address_space += int128_get64(now.size);
1289 remain.offset_within_region += int128_get64(now.size);
1290 }
1291
1292
1293 register_subpage(fv, &remain);
1294}
1295
1296void qemu_flush_coalesced_mmio_buffer(void)
1297{
1298 if (kvm_enabled())
1299 kvm_flush_coalesced_mmio_buffer();
1300}
1301
1302void qemu_mutex_lock_ramlist(void)
1303{
1304 qemu_mutex_lock(&ram_list.mutex);
1305}
1306
1307void qemu_mutex_unlock_ramlist(void)
1308{
1309 qemu_mutex_unlock(&ram_list.mutex);
1310}
1311
1312GString *ram_block_format(void)
1313{
1314 RAMBlock *block;
1315 char *psize;
1316 GString *buf = g_string_new("");
1317
1318 RCU_READ_LOCK_GUARD();
1319 g_string_append_printf(buf, "%24s %8s %18s %18s %18s\n",
1320 "Block Name", "PSize", "Offset", "Used", "Total");
1321 RAMBLOCK_FOREACH(block) {
1322 psize = size_to_str(block->page_size);
1323 g_string_append_printf(buf, "%24s %8s 0x%016" PRIx64 " 0x%016" PRIx64
1324 " 0x%016" PRIx64 "\n", block->idstr, psize,
1325 (uint64_t)block->offset,
1326 (uint64_t)block->used_length,
1327 (uint64_t)block->max_length);
1328 g_free(psize);
1329 }
1330
1331 return buf;
1332}
1333
1334#ifdef __linux__
1335
1336
1337
1338
1339
1340
1341static int find_min_backend_pagesize(Object *obj, void *opaque)
1342{
1343 long *hpsize_min = opaque;
1344
1345 if (object_dynamic_cast(obj, TYPE_MEMORY_BACKEND)) {
1346 HostMemoryBackend *backend = MEMORY_BACKEND(obj);
1347 long hpsize = host_memory_backend_pagesize(backend);
1348
1349 if (host_memory_backend_is_mapped(backend) && (hpsize < *hpsize_min)) {
1350 *hpsize_min = hpsize;
1351 }
1352 }
1353
1354 return 0;
1355}
1356
1357static int find_max_backend_pagesize(Object *obj, void *opaque)
1358{
1359 long *hpsize_max = opaque;
1360
1361 if (object_dynamic_cast(obj, TYPE_MEMORY_BACKEND)) {
1362 HostMemoryBackend *backend = MEMORY_BACKEND(obj);
1363 long hpsize = host_memory_backend_pagesize(backend);
1364
1365 if (host_memory_backend_is_mapped(backend) && (hpsize > *hpsize_max)) {
1366 *hpsize_max = hpsize;
1367 }
1368 }
1369
1370 return 0;
1371}
1372
1373
1374
1375
1376
1377long qemu_minrampagesize(void)
1378{
1379 long hpsize = LONG_MAX;
1380 Object *memdev_root = object_resolve_path("/objects", NULL);
1381
1382 object_child_foreach(memdev_root, find_min_backend_pagesize, &hpsize);
1383 return hpsize;
1384}
1385
1386long qemu_maxrampagesize(void)
1387{
1388 long pagesize = 0;
1389 Object *memdev_root = object_resolve_path("/objects", NULL);
1390
1391 object_child_foreach(memdev_root, find_max_backend_pagesize, &pagesize);
1392 return pagesize;
1393}
1394#else
1395long qemu_minrampagesize(void)
1396{
1397 return qemu_real_host_page_size();
1398}
1399long qemu_maxrampagesize(void)
1400{
1401 return qemu_real_host_page_size();
1402}
1403#endif
1404
1405#ifdef CONFIG_POSIX
1406static int64_t get_file_size(int fd)
1407{
1408 int64_t size;
1409#if defined(__linux__)
1410 struct stat st;
1411
1412 if (fstat(fd, &st) < 0) {
1413 return -errno;
1414 }
1415
1416
1417 if (S_ISCHR(st.st_mode)) {
1418 g_autofree char *subsystem_path = NULL;
1419 g_autofree char *subsystem = NULL;
1420
1421 subsystem_path = g_strdup_printf("/sys/dev/char/%d:%d/subsystem",
1422 major(st.st_rdev), minor(st.st_rdev));
1423 subsystem = g_file_read_link(subsystem_path, NULL);
1424
1425 if (subsystem && g_str_has_suffix(subsystem, "/dax")) {
1426 g_autofree char *size_path = NULL;
1427 g_autofree char *size_str = NULL;
1428
1429 size_path = g_strdup_printf("/sys/dev/char/%d:%d/size",
1430 major(st.st_rdev), minor(st.st_rdev));
1431
1432 if (g_file_get_contents(size_path, &size_str, NULL, NULL)) {
1433 return g_ascii_strtoll(size_str, NULL, 0);
1434 }
1435 }
1436 }
1437#endif
1438
1439
1440 size = lseek(fd, 0, SEEK_END);
1441 if (size < 0) {
1442 return -errno;
1443 }
1444 return size;
1445}
1446
1447static int64_t get_file_align(int fd)
1448{
1449 int64_t align = -1;
1450#if defined(__linux__) && defined(CONFIG_LIBDAXCTL)
1451 struct stat st;
1452
1453 if (fstat(fd, &st) < 0) {
1454 return -errno;
1455 }
1456
1457
1458 if (S_ISCHR(st.st_mode)) {
1459 g_autofree char *path = NULL;
1460 g_autofree char *rpath = NULL;
1461 struct daxctl_ctx *ctx;
1462 struct daxctl_region *region;
1463 int rc = 0;
1464
1465 path = g_strdup_printf("/sys/dev/char/%d:%d",
1466 major(st.st_rdev), minor(st.st_rdev));
1467 rpath = realpath(path, NULL);
1468 if (!rpath) {
1469 return -errno;
1470 }
1471
1472 rc = daxctl_new(&ctx);
1473 if (rc) {
1474 return -1;
1475 }
1476
1477 daxctl_region_foreach(ctx, region) {
1478 if (strstr(rpath, daxctl_region_get_path(region))) {
1479 align = daxctl_region_get_align(region);
1480 break;
1481 }
1482 }
1483 daxctl_unref(ctx);
1484 }
1485#endif
1486
1487 return align;
1488}
1489
1490static int file_ram_open(const char *path,
1491 const char *region_name,
1492 bool readonly,
1493 bool *created,
1494 Error **errp)
1495{
1496 char *filename;
1497 char *sanitized_name;
1498 char *c;
1499 int fd = -1;
1500
1501 *created = false;
1502 for (;;) {
1503 fd = open(path, readonly ? O_RDONLY : O_RDWR);
1504 if (fd >= 0) {
1505
1506 break;
1507 }
1508 if (errno == ENOENT) {
1509
1510 fd = open(path, O_RDWR | O_CREAT | O_EXCL, 0644);
1511 if (fd >= 0) {
1512 *created = true;
1513 break;
1514 }
1515 } else if (errno == EISDIR) {
1516
1517
1518 sanitized_name = g_strdup(region_name);
1519 for (c = sanitized_name; *c != '\0'; c++) {
1520 if (*c == '/') {
1521 *c = '_';
1522 }
1523 }
1524
1525 filename = g_strdup_printf("%s/qemu_back_mem.%s.XXXXXX", path,
1526 sanitized_name);
1527 g_free(sanitized_name);
1528
1529 fd = mkstemp(filename);
1530 if (fd >= 0) {
1531 unlink(filename);
1532 g_free(filename);
1533 break;
1534 }
1535 g_free(filename);
1536 }
1537 if (errno != EEXIST && errno != EINTR) {
1538 error_setg_errno(errp, errno,
1539 "can't open backing store %s for guest RAM",
1540 path);
1541 return -1;
1542 }
1543
1544
1545
1546
1547 }
1548
1549 return fd;
1550}
1551
1552static void *file_ram_alloc(RAMBlock *block,
1553 ram_addr_t memory,
1554 int fd,
1555 bool readonly,
1556 bool truncate,
1557 off_t offset,
1558 Error **errp)
1559{
1560 uint32_t qemu_map_flags;
1561 void *area;
1562
1563 block->page_size = qemu_fd_getpagesize(fd);
1564 if (block->mr->align % block->page_size) {
1565 error_setg(errp, "alignment 0x%" PRIx64
1566 " must be multiples of page size 0x%zx",
1567 block->mr->align, block->page_size);
1568 return NULL;
1569 } else if (block->mr->align && !is_power_of_2(block->mr->align)) {
1570 error_setg(errp, "alignment 0x%" PRIx64
1571 " must be a power of two", block->mr->align);
1572 return NULL;
1573 }
1574 block->mr->align = MAX(block->page_size, block->mr->align);
1575#if defined(__s390x__)
1576 if (kvm_enabled()) {
1577 block->mr->align = MAX(block->mr->align, QEMU_VMALLOC_ALIGN);
1578 }
1579#endif
1580
1581 if (memory < block->page_size) {
1582 error_setg(errp, "memory size 0x" RAM_ADDR_FMT " must be equal to "
1583 "or larger than page size 0x%zx",
1584 memory, block->page_size);
1585 return NULL;
1586 }
1587
1588 memory = ROUND_UP(memory, block->page_size);
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604 if (truncate && ftruncate(fd, memory)) {
1605 perror("ftruncate");
1606 }
1607
1608 qemu_map_flags = readonly ? QEMU_MAP_READONLY : 0;
1609 qemu_map_flags |= (block->flags & RAM_SHARED) ? QEMU_MAP_SHARED : 0;
1610 qemu_map_flags |= (block->flags & RAM_PMEM) ? QEMU_MAP_SYNC : 0;
1611 qemu_map_flags |= (block->flags & RAM_NORESERVE) ? QEMU_MAP_NORESERVE : 0;
1612 area = qemu_ram_mmap(fd, memory, block->mr->align, qemu_map_flags, offset);
1613 if (area == MAP_FAILED) {
1614 error_setg_errno(errp, errno,
1615 "unable to map backing store for guest RAM");
1616 return NULL;
1617 }
1618
1619 block->fd = fd;
1620 return area;
1621}
1622#endif
1623
1624
1625
1626
1627
1628static ram_addr_t find_ram_offset(ram_addr_t size)
1629{
1630 RAMBlock *block, *next_block;
1631 ram_addr_t offset = RAM_ADDR_MAX, mingap = RAM_ADDR_MAX;
1632
1633 assert(size != 0);
1634
1635 if (QLIST_EMPTY_RCU(&ram_list.blocks)) {
1636 return 0;
1637 }
1638
1639 RAMBLOCK_FOREACH(block) {
1640 ram_addr_t candidate, next = RAM_ADDR_MAX;
1641
1642
1643
1644
1645 candidate = block->offset + block->max_length;
1646 candidate = ROUND_UP(candidate, BITS_PER_LONG << TARGET_PAGE_BITS);
1647
1648
1649
1650
1651 RAMBLOCK_FOREACH(next_block) {
1652 if (next_block->offset >= candidate) {
1653 next = MIN(next, next_block->offset);
1654 }
1655 }
1656
1657
1658
1659
1660
1661 if (next - candidate >= size && next - candidate < mingap) {
1662 offset = candidate;
1663 mingap = next - candidate;
1664 }
1665
1666 trace_find_ram_offset_loop(size, candidate, offset, next, mingap);
1667 }
1668
1669 if (offset == RAM_ADDR_MAX) {
1670 fprintf(stderr, "Failed to find gap of requested size: %" PRIu64 "\n",
1671 (uint64_t)size);
1672 abort();
1673 }
1674
1675 trace_find_ram_offset(size, offset);
1676
1677 return offset;
1678}
1679
1680static unsigned long last_ram_page(void)
1681{
1682 RAMBlock *block;
1683 ram_addr_t last = 0;
1684
1685 RCU_READ_LOCK_GUARD();
1686 RAMBLOCK_FOREACH(block) {
1687 last = MAX(last, block->offset + block->max_length);
1688 }
1689 return last >> TARGET_PAGE_BITS;
1690}
1691
1692static void qemu_ram_setup_dump(void *addr, ram_addr_t size)
1693{
1694 int ret;
1695
1696
1697 if (!machine_dump_guest_core(current_machine)) {
1698 ret = qemu_madvise(addr, size, QEMU_MADV_DONTDUMP);
1699 if (ret) {
1700 perror("qemu_madvise");
1701 fprintf(stderr, "madvise doesn't support MADV_DONTDUMP, "
1702 "but dump_guest_core=off specified\n");
1703 }
1704 }
1705}
1706
1707const char *qemu_ram_get_idstr(RAMBlock *rb)
1708{
1709 return rb->idstr;
1710}
1711
1712void *qemu_ram_get_host_addr(RAMBlock *rb)
1713{
1714 return rb->host;
1715}
1716
1717ram_addr_t qemu_ram_get_offset(RAMBlock *rb)
1718{
1719 return rb->offset;
1720}
1721
1722ram_addr_t qemu_ram_get_used_length(RAMBlock *rb)
1723{
1724 return rb->used_length;
1725}
1726
1727ram_addr_t qemu_ram_get_max_length(RAMBlock *rb)
1728{
1729 return rb->max_length;
1730}
1731
1732bool qemu_ram_is_shared(RAMBlock *rb)
1733{
1734 return rb->flags & RAM_SHARED;
1735}
1736
1737bool qemu_ram_is_noreserve(RAMBlock *rb)
1738{
1739 return rb->flags & RAM_NORESERVE;
1740}
1741
1742
1743bool qemu_ram_is_uf_zeroable(RAMBlock *rb)
1744{
1745 return rb->flags & RAM_UF_ZEROPAGE;
1746}
1747
1748void qemu_ram_set_uf_zeroable(RAMBlock *rb)
1749{
1750 rb->flags |= RAM_UF_ZEROPAGE;
1751}
1752
1753bool qemu_ram_is_migratable(RAMBlock *rb)
1754{
1755 return rb->flags & RAM_MIGRATABLE;
1756}
1757
1758void qemu_ram_set_migratable(RAMBlock *rb)
1759{
1760 rb->flags |= RAM_MIGRATABLE;
1761}
1762
1763void qemu_ram_unset_migratable(RAMBlock *rb)
1764{
1765 rb->flags &= ~RAM_MIGRATABLE;
1766}
1767
1768
1769void qemu_ram_set_idstr(RAMBlock *new_block, const char *name, DeviceState *dev)
1770{
1771 RAMBlock *block;
1772
1773 assert(new_block);
1774 assert(!new_block->idstr[0]);
1775
1776 if (dev) {
1777 char *id = qdev_get_dev_path(dev);
1778 if (id) {
1779 snprintf(new_block->idstr, sizeof(new_block->idstr), "%s/", id);
1780 g_free(id);
1781 }
1782 }
1783 pstrcat(new_block->idstr, sizeof(new_block->idstr), name);
1784
1785 RCU_READ_LOCK_GUARD();
1786 RAMBLOCK_FOREACH(block) {
1787 if (block != new_block &&
1788 !strcmp(block->idstr, new_block->idstr)) {
1789 fprintf(stderr, "RAMBlock \"%s\" already registered, abort!\n",
1790 new_block->idstr);
1791 abort();
1792 }
1793 }
1794}
1795
1796
1797void qemu_ram_unset_idstr(RAMBlock *block)
1798{
1799
1800
1801
1802
1803 if (block) {
1804 memset(block->idstr, 0, sizeof(block->idstr));
1805 }
1806}
1807
1808size_t qemu_ram_pagesize(RAMBlock *rb)
1809{
1810 return rb->page_size;
1811}
1812
1813
1814size_t qemu_ram_pagesize_largest(void)
1815{
1816 RAMBlock *block;
1817 size_t largest = 0;
1818
1819 RAMBLOCK_FOREACH(block) {
1820 largest = MAX(largest, qemu_ram_pagesize(block));
1821 }
1822
1823 return largest;
1824}
1825
1826static int memory_try_enable_merging(void *addr, size_t len)
1827{
1828 if (!machine_mem_merge(current_machine)) {
1829
1830 return 0;
1831 }
1832
1833 return qemu_madvise(addr, len, QEMU_MADV_MERGEABLE);
1834}
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844int qemu_ram_resize(RAMBlock *block, ram_addr_t newsize, Error **errp)
1845{
1846 const ram_addr_t oldsize = block->used_length;
1847 const ram_addr_t unaligned_size = newsize;
1848
1849 assert(block);
1850
1851 newsize = HOST_PAGE_ALIGN(newsize);
1852
1853 if (block->used_length == newsize) {
1854
1855
1856
1857
1858 if (unaligned_size != memory_region_size(block->mr)) {
1859 memory_region_set_size(block->mr, unaligned_size);
1860 if (block->resized) {
1861 block->resized(block->idstr, unaligned_size, block->host);
1862 }
1863 }
1864 return 0;
1865 }
1866
1867 if (!(block->flags & RAM_RESIZEABLE)) {
1868 error_setg_errno(errp, EINVAL,
1869 "Size mismatch: %s: 0x" RAM_ADDR_FMT
1870 " != 0x" RAM_ADDR_FMT, block->idstr,
1871 newsize, block->used_length);
1872 return -EINVAL;
1873 }
1874
1875 if (block->max_length < newsize) {
1876 error_setg_errno(errp, EINVAL,
1877 "Size too large: %s: 0x" RAM_ADDR_FMT
1878 " > 0x" RAM_ADDR_FMT, block->idstr,
1879 newsize, block->max_length);
1880 return -EINVAL;
1881 }
1882
1883
1884 if (block->host) {
1885 ram_block_notify_resize(block->host, oldsize, newsize);
1886 }
1887
1888 cpu_physical_memory_clear_dirty_range(block->offset, block->used_length);
1889 block->used_length = newsize;
1890 cpu_physical_memory_set_dirty_range(block->offset, block->used_length,
1891 DIRTY_CLIENTS_ALL);
1892 memory_region_set_size(block->mr, unaligned_size);
1893 if (block->resized) {
1894 block->resized(block->idstr, unaligned_size, block->host);
1895 }
1896 return 0;
1897}
1898
1899
1900
1901
1902
1903
1904
1905void qemu_ram_msync(RAMBlock *block, ram_addr_t start, ram_addr_t length)
1906{
1907
1908 g_assert((start + length) <= block->used_length);
1909
1910#ifdef CONFIG_LIBPMEM
1911
1912 if (ramblock_is_pmem(block)) {
1913 void *addr = ramblock_ptr(block, start);
1914 pmem_persist(addr, length);
1915 return;
1916 }
1917#endif
1918 if (block->fd >= 0) {
1919
1920
1921
1922
1923
1924 void *addr = ramblock_ptr(block, start);
1925 if (qemu_msync(addr, length, block->fd)) {
1926 warn_report("%s: failed to sync memory range: start: "
1927 RAM_ADDR_FMT " length: " RAM_ADDR_FMT,
1928 __func__, start, length);
1929 }
1930 }
1931}
1932
1933
1934static void dirty_memory_extend(ram_addr_t old_ram_size,
1935 ram_addr_t new_ram_size)
1936{
1937 ram_addr_t old_num_blocks = DIV_ROUND_UP(old_ram_size,
1938 DIRTY_MEMORY_BLOCK_SIZE);
1939 ram_addr_t new_num_blocks = DIV_ROUND_UP(new_ram_size,
1940 DIRTY_MEMORY_BLOCK_SIZE);
1941 int i;
1942
1943
1944 if (new_num_blocks <= old_num_blocks) {
1945 return;
1946 }
1947
1948 for (i = 0; i < DIRTY_MEMORY_NUM; i++) {
1949 DirtyMemoryBlocks *old_blocks;
1950 DirtyMemoryBlocks *new_blocks;
1951 int j;
1952
1953 old_blocks = qatomic_rcu_read(&ram_list.dirty_memory[i]);
1954 new_blocks = g_malloc(sizeof(*new_blocks) +
1955 sizeof(new_blocks->blocks[0]) * new_num_blocks);
1956
1957 if (old_num_blocks) {
1958 memcpy(new_blocks->blocks, old_blocks->blocks,
1959 old_num_blocks * sizeof(old_blocks->blocks[0]));
1960 }
1961
1962 for (j = old_num_blocks; j < new_num_blocks; j++) {
1963 new_blocks->blocks[j] = bitmap_new(DIRTY_MEMORY_BLOCK_SIZE);
1964 }
1965
1966 qatomic_rcu_set(&ram_list.dirty_memory[i], new_blocks);
1967
1968 if (old_blocks) {
1969 g_free_rcu(old_blocks, rcu);
1970 }
1971 }
1972}
1973
1974static void ram_block_add(RAMBlock *new_block, Error **errp)
1975{
1976 const bool noreserve = qemu_ram_is_noreserve(new_block);
1977 const bool shared = qemu_ram_is_shared(new_block);
1978 RAMBlock *block;
1979 RAMBlock *last_block = NULL;
1980 ram_addr_t old_ram_size, new_ram_size;
1981 Error *err = NULL;
1982
1983 old_ram_size = last_ram_page();
1984
1985 qemu_mutex_lock_ramlist();
1986 new_block->offset = find_ram_offset(new_block->max_length);
1987
1988 if (!new_block->host) {
1989 if (xen_enabled()) {
1990 xen_ram_alloc(new_block->offset, new_block->max_length,
1991 new_block->mr, &err);
1992 if (err) {
1993 error_propagate(errp, err);
1994 qemu_mutex_unlock_ramlist();
1995 return;
1996 }
1997 } else {
1998 new_block->host = qemu_anon_ram_alloc(new_block->max_length,
1999 &new_block->mr->align,
2000 shared, noreserve);
2001 if (!new_block->host) {
2002 error_setg_errno(errp, errno,
2003 "cannot set up guest memory '%s'",
2004 memory_region_name(new_block->mr));
2005 qemu_mutex_unlock_ramlist();
2006 return;
2007 }
2008 memory_try_enable_merging(new_block->host, new_block->max_length);
2009 }
2010 }
2011
2012 new_ram_size = MAX(old_ram_size,
2013 (new_block->offset + new_block->max_length) >> TARGET_PAGE_BITS);
2014 if (new_ram_size > old_ram_size) {
2015 dirty_memory_extend(old_ram_size, new_ram_size);
2016 }
2017
2018
2019
2020
2021 RAMBLOCK_FOREACH(block) {
2022 last_block = block;
2023 if (block->max_length < new_block->max_length) {
2024 break;
2025 }
2026 }
2027 if (block) {
2028 QLIST_INSERT_BEFORE_RCU(block, new_block, next);
2029 } else if (last_block) {
2030 QLIST_INSERT_AFTER_RCU(last_block, new_block, next);
2031 } else {
2032 QLIST_INSERT_HEAD_RCU(&ram_list.blocks, new_block, next);
2033 }
2034 ram_list.mru_block = NULL;
2035
2036
2037 smp_wmb();
2038 ram_list.version++;
2039 qemu_mutex_unlock_ramlist();
2040
2041 cpu_physical_memory_set_dirty_range(new_block->offset,
2042 new_block->used_length,
2043 DIRTY_CLIENTS_ALL);
2044
2045 if (new_block->host) {
2046 qemu_ram_setup_dump(new_block->host, new_block->max_length);
2047 qemu_madvise(new_block->host, new_block->max_length, QEMU_MADV_HUGEPAGE);
2048
2049
2050
2051
2052
2053 if (!qtest_enabled()) {
2054 qemu_madvise(new_block->host, new_block->max_length,
2055 QEMU_MADV_DONTFORK);
2056 }
2057 ram_block_notify_add(new_block->host, new_block->used_length,
2058 new_block->max_length);
2059 }
2060}
2061
2062#ifdef CONFIG_POSIX
2063RAMBlock *qemu_ram_alloc_from_fd(ram_addr_t size, MemoryRegion *mr,
2064 uint32_t ram_flags, int fd, off_t offset,
2065 bool readonly, Error **errp)
2066{
2067 RAMBlock *new_block;
2068 Error *local_err = NULL;
2069 int64_t file_size, file_align;
2070
2071
2072 assert((ram_flags & ~(RAM_SHARED | RAM_PMEM | RAM_NORESERVE |
2073 RAM_PROTECTED)) == 0);
2074
2075 if (xen_enabled()) {
2076 error_setg(errp, "-mem-path not supported with Xen");
2077 return NULL;
2078 }
2079
2080 if (kvm_enabled() && !kvm_has_sync_mmu()) {
2081 error_setg(errp,
2082 "host lacks kvm mmu notifiers, -mem-path unsupported");
2083 return NULL;
2084 }
2085
2086 size = HOST_PAGE_ALIGN(size);
2087 file_size = get_file_size(fd);
2088 if (file_size > 0 && file_size < size) {
2089 error_setg(errp, "backing store size 0x%" PRIx64
2090 " does not match 'size' option 0x" RAM_ADDR_FMT,
2091 file_size, size);
2092 return NULL;
2093 }
2094
2095 file_align = get_file_align(fd);
2096 if (file_align > 0 && file_align > mr->align) {
2097 error_setg(errp, "backing store align 0x%" PRIx64
2098 " is larger than 'align' option 0x%" PRIx64,
2099 file_align, mr->align);
2100 return NULL;
2101 }
2102
2103 new_block = g_malloc0(sizeof(*new_block));
2104 new_block->mr = mr;
2105 new_block->used_length = size;
2106 new_block->max_length = size;
2107 new_block->flags = ram_flags;
2108 new_block->host = file_ram_alloc(new_block, size, fd, readonly,
2109 !file_size, offset, errp);
2110 if (!new_block->host) {
2111 g_free(new_block);
2112 return NULL;
2113 }
2114
2115 ram_block_add(new_block, &local_err);
2116 if (local_err) {
2117 g_free(new_block);
2118 error_propagate(errp, local_err);
2119 return NULL;
2120 }
2121 return new_block;
2122
2123}
2124
2125
2126RAMBlock *qemu_ram_alloc_from_file(ram_addr_t size, MemoryRegion *mr,
2127 uint32_t ram_flags, const char *mem_path,
2128 bool readonly, Error **errp)
2129{
2130 int fd;
2131 bool created;
2132 RAMBlock *block;
2133
2134 fd = file_ram_open(mem_path, memory_region_name(mr), readonly, &created,
2135 errp);
2136 if (fd < 0) {
2137 return NULL;
2138 }
2139
2140 block = qemu_ram_alloc_from_fd(size, mr, ram_flags, fd, 0, readonly, errp);
2141 if (!block) {
2142 if (created) {
2143 unlink(mem_path);
2144 }
2145 close(fd);
2146 return NULL;
2147 }
2148
2149 return block;
2150}
2151#endif
2152
2153static
2154RAMBlock *qemu_ram_alloc_internal(ram_addr_t size, ram_addr_t max_size,
2155 void (*resized)(const char*,
2156 uint64_t length,
2157 void *host),
2158 void *host, uint32_t ram_flags,
2159 MemoryRegion *mr, Error **errp)
2160{
2161 RAMBlock *new_block;
2162 Error *local_err = NULL;
2163
2164 assert((ram_flags & ~(RAM_SHARED | RAM_RESIZEABLE | RAM_PREALLOC |
2165 RAM_NORESERVE)) == 0);
2166 assert(!host ^ (ram_flags & RAM_PREALLOC));
2167
2168 size = HOST_PAGE_ALIGN(size);
2169 max_size = HOST_PAGE_ALIGN(max_size);
2170 new_block = g_malloc0(sizeof(*new_block));
2171 new_block->mr = mr;
2172 new_block->resized = resized;
2173 new_block->used_length = size;
2174 new_block->max_length = max_size;
2175 assert(max_size >= size);
2176 new_block->fd = -1;
2177 new_block->page_size = qemu_real_host_page_size();
2178 new_block->host = host;
2179 new_block->flags = ram_flags;
2180 ram_block_add(new_block, &local_err);
2181 if (local_err) {
2182 g_free(new_block);
2183 error_propagate(errp, local_err);
2184 return NULL;
2185 }
2186 return new_block;
2187}
2188
2189RAMBlock *qemu_ram_alloc_from_ptr(ram_addr_t size, void *host,
2190 MemoryRegion *mr, Error **errp)
2191{
2192 return qemu_ram_alloc_internal(size, size, NULL, host, RAM_PREALLOC, mr,
2193 errp);
2194}
2195
2196RAMBlock *qemu_ram_alloc(ram_addr_t size, uint32_t ram_flags,
2197 MemoryRegion *mr, Error **errp)
2198{
2199 assert((ram_flags & ~(RAM_SHARED | RAM_NORESERVE)) == 0);
2200 return qemu_ram_alloc_internal(size, size, NULL, NULL, ram_flags, mr, errp);
2201}
2202
2203RAMBlock *qemu_ram_alloc_resizeable(ram_addr_t size, ram_addr_t maxsz,
2204 void (*resized)(const char*,
2205 uint64_t length,
2206 void *host),
2207 MemoryRegion *mr, Error **errp)
2208{
2209 return qemu_ram_alloc_internal(size, maxsz, resized, NULL,
2210 RAM_RESIZEABLE, mr, errp);
2211}
2212
2213static void reclaim_ramblock(RAMBlock *block)
2214{
2215 if (block->flags & RAM_PREALLOC) {
2216 ;
2217 } else if (xen_enabled()) {
2218 xen_invalidate_map_cache_entry(block->host);
2219#ifndef _WIN32
2220 } else if (block->fd >= 0) {
2221 qemu_ram_munmap(block->fd, block->host, block->max_length);
2222 close(block->fd);
2223#endif
2224 } else {
2225 qemu_anon_ram_free(block->host, block->max_length);
2226 }
2227 g_free(block);
2228}
2229
2230void qemu_ram_free(RAMBlock *block)
2231{
2232 if (!block) {
2233 return;
2234 }
2235
2236 if (block->host) {
2237 ram_block_notify_remove(block->host, block->used_length,
2238 block->max_length);
2239 }
2240
2241 qemu_mutex_lock_ramlist();
2242 QLIST_REMOVE_RCU(block, next);
2243 ram_list.mru_block = NULL;
2244
2245 smp_wmb();
2246 ram_list.version++;
2247 call_rcu(block, reclaim_ramblock, rcu);
2248 qemu_mutex_unlock_ramlist();
2249}
2250
2251#ifndef _WIN32
2252void qemu_ram_remap(ram_addr_t addr, ram_addr_t length)
2253{
2254 RAMBlock *block;
2255 ram_addr_t offset;
2256 int flags;
2257 void *area, *vaddr;
2258
2259 RAMBLOCK_FOREACH(block) {
2260 offset = addr - block->offset;
2261 if (offset < block->max_length) {
2262 vaddr = ramblock_ptr(block, offset);
2263 if (block->flags & RAM_PREALLOC) {
2264 ;
2265 } else if (xen_enabled()) {
2266 abort();
2267 } else {
2268 flags = MAP_FIXED;
2269 flags |= block->flags & RAM_SHARED ?
2270 MAP_SHARED : MAP_PRIVATE;
2271 flags |= block->flags & RAM_NORESERVE ? MAP_NORESERVE : 0;
2272 if (block->fd >= 0) {
2273 area = mmap(vaddr, length, PROT_READ | PROT_WRITE,
2274 flags, block->fd, offset);
2275 } else {
2276 flags |= MAP_ANONYMOUS;
2277 area = mmap(vaddr, length, PROT_READ | PROT_WRITE,
2278 flags, -1, 0);
2279 }
2280 if (area != vaddr) {
2281 error_report("Could not remap addr: "
2282 RAM_ADDR_FMT "@" RAM_ADDR_FMT "",
2283 length, addr);
2284 exit(1);
2285 }
2286 memory_try_enable_merging(vaddr, length);
2287 qemu_ram_setup_dump(vaddr, length);
2288 }
2289 }
2290 }
2291}
2292#endif
2293
2294
2295
2296
2297
2298
2299
2300
2301void *qemu_map_ram_ptr(RAMBlock *ram_block, ram_addr_t addr)
2302{
2303 RAMBlock *block = ram_block;
2304
2305 if (block == NULL) {
2306 block = qemu_get_ram_block(addr);
2307 addr -= block->offset;
2308 }
2309
2310 if (xen_enabled() && block->host == NULL) {
2311
2312
2313
2314
2315 if (block->offset == 0) {
2316 return xen_map_cache(addr, 0, 0, false);
2317 }
2318
2319 block->host = xen_map_cache(block->offset, block->max_length, 1, false);
2320 }
2321 return ramblock_ptr(block, addr);
2322}
2323
2324
2325
2326
2327
2328
2329static void *qemu_ram_ptr_length(RAMBlock *ram_block, ram_addr_t addr,
2330 hwaddr *size, bool lock)
2331{
2332 RAMBlock *block = ram_block;
2333 if (*size == 0) {
2334 return NULL;
2335 }
2336
2337 if (block == NULL) {
2338 block = qemu_get_ram_block(addr);
2339 addr -= block->offset;
2340 }
2341 *size = MIN(*size, block->max_length - addr);
2342
2343 if (xen_enabled() && block->host == NULL) {
2344
2345
2346
2347
2348 if (block->offset == 0) {
2349 return xen_map_cache(addr, *size, lock, lock);
2350 }
2351
2352 block->host = xen_map_cache(block->offset, block->max_length, 1, lock);
2353 }
2354
2355 return ramblock_ptr(block, addr);
2356}
2357
2358
2359ram_addr_t qemu_ram_block_host_offset(RAMBlock *rb, void *host)
2360{
2361 ram_addr_t res = (uint8_t *)host - (uint8_t *)rb->host;
2362 assert((uintptr_t)host >= (uintptr_t)rb->host);
2363 assert(res < rb->max_length);
2364
2365 return res;
2366}
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385RAMBlock *qemu_ram_block_from_host(void *ptr, bool round_offset,
2386 ram_addr_t *offset)
2387{
2388 RAMBlock *block;
2389 uint8_t *host = ptr;
2390
2391 if (xen_enabled()) {
2392 ram_addr_t ram_addr;
2393 RCU_READ_LOCK_GUARD();
2394 ram_addr = xen_ram_addr_from_mapcache(ptr);
2395 block = qemu_get_ram_block(ram_addr);
2396 if (block) {
2397 *offset = ram_addr - block->offset;
2398 }
2399 return block;
2400 }
2401
2402 RCU_READ_LOCK_GUARD();
2403 block = qatomic_rcu_read(&ram_list.mru_block);
2404 if (block && block->host && host - block->host < block->max_length) {
2405 goto found;
2406 }
2407
2408 RAMBLOCK_FOREACH(block) {
2409
2410 if (block->host == NULL) {
2411 continue;
2412 }
2413 if (host - block->host < block->max_length) {
2414 goto found;
2415 }
2416 }
2417
2418 return NULL;
2419
2420found:
2421 *offset = (host - block->host);
2422 if (round_offset) {
2423 *offset &= TARGET_PAGE_MASK;
2424 }
2425 return block;
2426}
2427
2428
2429
2430
2431
2432
2433
2434
2435RAMBlock *qemu_ram_block_by_name(const char *name)
2436{
2437 RAMBlock *block;
2438
2439 RAMBLOCK_FOREACH(block) {
2440 if (!strcmp(name, block->idstr)) {
2441 return block;
2442 }
2443 }
2444
2445 return NULL;
2446}
2447
2448
2449
2450ram_addr_t qemu_ram_addr_from_host(void *ptr)
2451{
2452 RAMBlock *block;
2453 ram_addr_t offset;
2454
2455 block = qemu_ram_block_from_host(ptr, false, &offset);
2456 if (!block) {
2457 return RAM_ADDR_INVALID;
2458 }
2459
2460 return block->offset + offset;
2461}
2462
2463static MemTxResult flatview_read(FlatView *fv, hwaddr addr,
2464 MemTxAttrs attrs, void *buf, hwaddr len);
2465static MemTxResult flatview_write(FlatView *fv, hwaddr addr, MemTxAttrs attrs,
2466 const void *buf, hwaddr len);
2467static bool flatview_access_valid(FlatView *fv, hwaddr addr, hwaddr len,
2468 bool is_write, MemTxAttrs attrs);
2469
2470static MemTxResult subpage_read(void *opaque, hwaddr addr, uint64_t *data,
2471 unsigned len, MemTxAttrs attrs)
2472{
2473 subpage_t *subpage = opaque;
2474 uint8_t buf[8];
2475 MemTxResult res;
2476
2477#if defined(DEBUG_SUBPAGE)
2478 printf("%s: subpage %p len %u addr " TARGET_FMT_plx "\n", __func__,
2479 subpage, len, addr);
2480#endif
2481 res = flatview_read(subpage->fv, addr + subpage->base, attrs, buf, len);
2482 if (res) {
2483 return res;
2484 }
2485 *data = ldn_p(buf, len);
2486 return MEMTX_OK;
2487}
2488
2489static MemTxResult subpage_write(void *opaque, hwaddr addr,
2490 uint64_t value, unsigned len, MemTxAttrs attrs)
2491{
2492 subpage_t *subpage = opaque;
2493 uint8_t buf[8];
2494
2495#if defined(DEBUG_SUBPAGE)
2496 printf("%s: subpage %p len %u addr " TARGET_FMT_plx
2497 " value %"PRIx64"\n",
2498 __func__, subpage, len, addr, value);
2499#endif
2500 stn_p(buf, len, value);
2501 return flatview_write(subpage->fv, addr + subpage->base, attrs, buf, len);
2502}
2503
2504static bool subpage_accepts(void *opaque, hwaddr addr,
2505 unsigned len, bool is_write,
2506 MemTxAttrs attrs)
2507{
2508 subpage_t *subpage = opaque;
2509#if defined(DEBUG_SUBPAGE)
2510 printf("%s: subpage %p %c len %u addr " TARGET_FMT_plx "\n",
2511 __func__, subpage, is_write ? 'w' : 'r', len, addr);
2512#endif
2513
2514 return flatview_access_valid(subpage->fv, addr + subpage->base,
2515 len, is_write, attrs);
2516}
2517
2518static const MemoryRegionOps subpage_ops = {
2519 .read_with_attrs = subpage_read,
2520 .write_with_attrs = subpage_write,
2521 .impl.min_access_size = 1,
2522 .impl.max_access_size = 8,
2523 .valid.min_access_size = 1,
2524 .valid.max_access_size = 8,
2525 .valid.accepts = subpage_accepts,
2526 .endianness = DEVICE_NATIVE_ENDIAN,
2527};
2528
2529static int subpage_register(subpage_t *mmio, uint32_t start, uint32_t end,
2530 uint16_t section)
2531{
2532 int idx, eidx;
2533
2534 if (start >= TARGET_PAGE_SIZE || end >= TARGET_PAGE_SIZE)
2535 return -1;
2536 idx = SUBPAGE_IDX(start);
2537 eidx = SUBPAGE_IDX(end);
2538#if defined(DEBUG_SUBPAGE)
2539 printf("%s: %p start %08x end %08x idx %08x eidx %08x section %d\n",
2540 __func__, mmio, start, end, idx, eidx, section);
2541#endif
2542 for (; idx <= eidx; idx++) {
2543 mmio->sub_section[idx] = section;
2544 }
2545
2546 return 0;
2547}
2548
2549static subpage_t *subpage_init(FlatView *fv, hwaddr base)
2550{
2551 subpage_t *mmio;
2552
2553
2554 mmio = g_malloc0(sizeof(subpage_t) + TARGET_PAGE_SIZE * sizeof(uint16_t));
2555 mmio->fv = fv;
2556 mmio->base = base;
2557 memory_region_init_io(&mmio->iomem, NULL, &subpage_ops, mmio,
2558 NULL, TARGET_PAGE_SIZE);
2559 mmio->iomem.subpage = true;
2560#if defined(DEBUG_SUBPAGE)
2561 printf("%s: %p base " TARGET_FMT_plx " len %08x\n", __func__,
2562 mmio, base, TARGET_PAGE_SIZE);
2563#endif
2564
2565 return mmio;
2566}
2567
2568static uint16_t dummy_section(PhysPageMap *map, FlatView *fv, MemoryRegion *mr)
2569{
2570 assert(fv);
2571 MemoryRegionSection section = {
2572 .fv = fv,
2573 .mr = mr,
2574 .offset_within_address_space = 0,
2575 .offset_within_region = 0,
2576 .size = int128_2_64(),
2577 };
2578
2579 return phys_section_add(map, §ion);
2580}
2581
2582MemoryRegionSection *iotlb_to_section(CPUState *cpu,
2583 hwaddr index, MemTxAttrs attrs)
2584{
2585 int asidx = cpu_asidx_from_attrs(cpu, attrs);
2586 CPUAddressSpace *cpuas = &cpu->cpu_ases[asidx];
2587 AddressSpaceDispatch *d = qatomic_rcu_read(&cpuas->memory_dispatch);
2588 MemoryRegionSection *sections = d->map.sections;
2589
2590 return §ions[index & ~TARGET_PAGE_MASK];
2591}
2592
2593static void io_mem_init(void)
2594{
2595 memory_region_init_io(&io_mem_unassigned, NULL, &unassigned_mem_ops, NULL,
2596 NULL, UINT64_MAX);
2597}
2598
2599AddressSpaceDispatch *address_space_dispatch_new(FlatView *fv)
2600{
2601 AddressSpaceDispatch *d = g_new0(AddressSpaceDispatch, 1);
2602 uint16_t n;
2603
2604 n = dummy_section(&d->map, fv, &io_mem_unassigned);
2605 assert(n == PHYS_SECTION_UNASSIGNED);
2606
2607 d->phys_map = (PhysPageEntry) { .ptr = PHYS_MAP_NODE_NIL, .skip = 1 };
2608
2609 return d;
2610}
2611
2612void address_space_dispatch_free(AddressSpaceDispatch *d)
2613{
2614 phys_sections_free(&d->map);
2615 g_free(d);
2616}
2617
2618static void do_nothing(CPUState *cpu, run_on_cpu_data d)
2619{
2620}
2621
2622static void tcg_log_global_after_sync(MemoryListener *listener)
2623{
2624 CPUAddressSpace *cpuas;
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643 if (replay_mode == REPLAY_MODE_NONE) {
2644
2645
2646
2647
2648
2649
2650
2651 cpuas = container_of(listener, CPUAddressSpace, tcg_as_listener);
2652 run_on_cpu(cpuas->cpu, do_nothing, RUN_ON_CPU_NULL);
2653 }
2654}
2655
2656static void tcg_commit(MemoryListener *listener)
2657{
2658 CPUAddressSpace *cpuas;
2659 AddressSpaceDispatch *d;
2660
2661 assert(tcg_enabled());
2662
2663
2664 cpuas = container_of(listener, CPUAddressSpace, tcg_as_listener);
2665 cpu_reloading_memory_map();
2666
2667
2668
2669
2670 d = address_space_to_dispatch(cpuas->as);
2671 qatomic_rcu_set(&cpuas->memory_dispatch, d);
2672 tlb_flush(cpuas->cpu);
2673}
2674
2675static void memory_map_init(void)
2676{
2677 system_memory = g_malloc(sizeof(*system_memory));
2678
2679 memory_region_init(system_memory, NULL, "system", UINT64_MAX);
2680 address_space_init(&address_space_memory, system_memory, "memory");
2681
2682 system_io = g_malloc(sizeof(*system_io));
2683 memory_region_init_io(system_io, NULL, &unassigned_io_ops, NULL, "io",
2684 65536);
2685 address_space_init(&address_space_io, system_io, "I/O");
2686}
2687
2688MemoryRegion *get_system_memory(void)
2689{
2690 return system_memory;
2691}
2692
2693MemoryRegion *get_system_io(void)
2694{
2695 return system_io;
2696}
2697
2698static void invalidate_and_set_dirty(MemoryRegion *mr, hwaddr addr,
2699 hwaddr length)
2700{
2701 uint8_t dirty_log_mask = memory_region_get_dirty_log_mask(mr);
2702 addr += memory_region_get_ram_addr(mr);
2703
2704
2705
2706
2707
2708 if (dirty_log_mask) {
2709 dirty_log_mask =
2710 cpu_physical_memory_range_includes_clean(addr, length, dirty_log_mask);
2711 }
2712 if (dirty_log_mask & (1 << DIRTY_MEMORY_CODE)) {
2713 assert(tcg_enabled());
2714 tb_invalidate_phys_range(addr, addr + length);
2715 dirty_log_mask &= ~(1 << DIRTY_MEMORY_CODE);
2716 }
2717 cpu_physical_memory_set_dirty_range(addr, length, dirty_log_mask);
2718}
2719
2720void memory_region_flush_rom_device(MemoryRegion *mr, hwaddr addr, hwaddr size)
2721{
2722
2723
2724
2725
2726
2727
2728 assert(memory_region_is_romd(mr));
2729
2730 invalidate_and_set_dirty(mr, addr, size);
2731}
2732
2733int memory_access_size(MemoryRegion *mr, unsigned l, hwaddr addr)
2734{
2735 unsigned access_size_max = mr->ops->valid.max_access_size;
2736
2737
2738
2739 if (access_size_max == 0) {
2740 access_size_max = 4;
2741 }
2742
2743
2744 if (!mr->ops->impl.unaligned) {
2745 unsigned align_size_max = addr & -addr;
2746 if (align_size_max != 0 && align_size_max < access_size_max) {
2747 access_size_max = align_size_max;
2748 }
2749 }
2750
2751
2752 if (l > access_size_max) {
2753 l = access_size_max;
2754 }
2755 l = pow2floor(l);
2756
2757 return l;
2758}
2759
2760bool prepare_mmio_access(MemoryRegion *mr)
2761{
2762 bool release_lock = false;
2763
2764 if (!qemu_mutex_iothread_locked()) {
2765 qemu_mutex_lock_iothread();
2766 release_lock = true;
2767 }
2768 if (mr->flush_coalesced_mmio) {
2769 qemu_flush_coalesced_mmio_buffer();
2770 }
2771
2772 return release_lock;
2773}
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786static bool flatview_access_allowed(MemoryRegion *mr, MemTxAttrs attrs,
2787 hwaddr addr, hwaddr len)
2788{
2789 if (likely(!attrs.memory)) {
2790 return true;
2791 }
2792 if (memory_region_is_ram(mr)) {
2793 return true;
2794 }
2795 qemu_log_mask(LOG_GUEST_ERROR,
2796 "Invalid access to non-RAM device at "
2797 "addr 0x%" HWADDR_PRIX ", size %" HWADDR_PRIu ", "
2798 "region '%s'\n", addr, len, memory_region_name(mr));
2799 return false;
2800}
2801
2802
2803static MemTxResult flatview_write_continue(FlatView *fv, hwaddr addr,
2804 MemTxAttrs attrs,
2805 const void *ptr,
2806 hwaddr len, hwaddr addr1,
2807 hwaddr l, MemoryRegion *mr)
2808{
2809 uint8_t *ram_ptr;
2810 uint64_t val;
2811 MemTxResult result = MEMTX_OK;
2812 bool release_lock = false;
2813 const uint8_t *buf = ptr;
2814
2815 for (;;) {
2816 if (!flatview_access_allowed(mr, attrs, addr1, l)) {
2817 result |= MEMTX_ACCESS_ERROR;
2818
2819 } else if (!memory_access_is_direct(mr, true)) {
2820 release_lock |= prepare_mmio_access(mr);
2821 l = memory_access_size(mr, l, addr1);
2822
2823
2824 val = ldn_he_p(buf, l);
2825 result |= memory_region_dispatch_write(mr, addr1, val,
2826 size_memop(l), attrs);
2827 } else {
2828
2829 ram_ptr = qemu_ram_ptr_length(mr->ram_block, addr1, &l, false);
2830 memcpy(ram_ptr, buf, l);
2831 invalidate_and_set_dirty(mr, addr1, l);
2832 }
2833
2834 if (release_lock) {
2835 qemu_mutex_unlock_iothread();
2836 release_lock = false;
2837 }
2838
2839 len -= l;
2840 buf += l;
2841 addr += l;
2842
2843 if (!len) {
2844 break;
2845 }
2846
2847 l = len;
2848 mr = flatview_translate(fv, addr, &addr1, &l, true, attrs);
2849 }
2850
2851 return result;
2852}
2853
2854
2855static MemTxResult flatview_write(FlatView *fv, hwaddr addr, MemTxAttrs attrs,
2856 const void *buf, hwaddr len)
2857{
2858 hwaddr l;
2859 hwaddr addr1;
2860 MemoryRegion *mr;
2861
2862 l = len;
2863 mr = flatview_translate(fv, addr, &addr1, &l, true, attrs);
2864 if (!flatview_access_allowed(mr, attrs, addr, len)) {
2865 return MEMTX_ACCESS_ERROR;
2866 }
2867 return flatview_write_continue(fv, addr, attrs, buf, len,
2868 addr1, l, mr);
2869}
2870
2871
2872MemTxResult flatview_read_continue(FlatView *fv, hwaddr addr,
2873 MemTxAttrs attrs, void *ptr,
2874 hwaddr len, hwaddr addr1, hwaddr l,
2875 MemoryRegion *mr)
2876{
2877 uint8_t *ram_ptr;
2878 uint64_t val;
2879 MemTxResult result = MEMTX_OK;
2880 bool release_lock = false;
2881 uint8_t *buf = ptr;
2882
2883 fuzz_dma_read_cb(addr, len, mr);
2884 for (;;) {
2885 if (!flatview_access_allowed(mr, attrs, addr1, l)) {
2886 result |= MEMTX_ACCESS_ERROR;
2887
2888 } else if (!memory_access_is_direct(mr, false)) {
2889
2890 release_lock |= prepare_mmio_access(mr);
2891 l = memory_access_size(mr, l, addr1);
2892 result |= memory_region_dispatch_read(mr, addr1, &val,
2893 size_memop(l), attrs);
2894 stn_he_p(buf, l, val);
2895 } else {
2896
2897 ram_ptr = qemu_ram_ptr_length(mr->ram_block, addr1, &l, false);
2898 memcpy(buf, ram_ptr, l);
2899 }
2900
2901 if (release_lock) {
2902 qemu_mutex_unlock_iothread();
2903 release_lock = false;
2904 }
2905
2906 len -= l;
2907 buf += l;
2908 addr += l;
2909
2910 if (!len) {
2911 break;
2912 }
2913
2914 l = len;
2915 mr = flatview_translate(fv, addr, &addr1, &l, false, attrs);
2916 }
2917
2918 return result;
2919}
2920
2921
2922static MemTxResult flatview_read(FlatView *fv, hwaddr addr,
2923 MemTxAttrs attrs, void *buf, hwaddr len)
2924{
2925 hwaddr l;
2926 hwaddr addr1;
2927 MemoryRegion *mr;
2928
2929 l = len;
2930 mr = flatview_translate(fv, addr, &addr1, &l, false, attrs);
2931 if (!flatview_access_allowed(mr, attrs, addr, len)) {
2932 return MEMTX_ACCESS_ERROR;
2933 }
2934 return flatview_read_continue(fv, addr, attrs, buf, len,
2935 addr1, l, mr);
2936}
2937
2938MemTxResult address_space_read_full(AddressSpace *as, hwaddr addr,
2939 MemTxAttrs attrs, void *buf, hwaddr len)
2940{
2941 MemTxResult result = MEMTX_OK;
2942 FlatView *fv;
2943
2944 if (len > 0) {
2945 RCU_READ_LOCK_GUARD();
2946 fv = address_space_to_flatview(as);
2947 result = flatview_read(fv, addr, attrs, buf, len);
2948 }
2949
2950 return result;
2951}
2952
2953MemTxResult address_space_write(AddressSpace *as, hwaddr addr,
2954 MemTxAttrs attrs,
2955 const void *buf, hwaddr len)
2956{
2957 MemTxResult result = MEMTX_OK;
2958 FlatView *fv;
2959
2960 if (len > 0) {
2961 RCU_READ_LOCK_GUARD();
2962 fv = address_space_to_flatview(as);
2963 result = flatview_write(fv, addr, attrs, buf, len);
2964 }
2965
2966 return result;
2967}
2968
2969MemTxResult address_space_rw(AddressSpace *as, hwaddr addr, MemTxAttrs attrs,
2970 void *buf, hwaddr len, bool is_write)
2971{
2972 if (is_write) {
2973 return address_space_write(as, addr, attrs, buf, len);
2974 } else {
2975 return address_space_read_full(as, addr, attrs, buf, len);
2976 }
2977}
2978
2979MemTxResult address_space_set(AddressSpace *as, hwaddr addr,
2980 uint8_t c, hwaddr len, MemTxAttrs attrs)
2981{
2982#define FILLBUF_SIZE 512
2983 uint8_t fillbuf[FILLBUF_SIZE];
2984 int l;
2985 MemTxResult error = MEMTX_OK;
2986
2987 memset(fillbuf, c, FILLBUF_SIZE);
2988 while (len > 0) {
2989 l = len < FILLBUF_SIZE ? len : FILLBUF_SIZE;
2990 error |= address_space_write(as, addr, attrs, fillbuf, l);
2991 len -= l;
2992 addr += l;
2993 }
2994
2995 return error;
2996}
2997
2998void cpu_physical_memory_rw(hwaddr addr, void *buf,
2999 hwaddr len, bool is_write)
3000{
3001 address_space_rw(&address_space_memory, addr, MEMTXATTRS_UNSPECIFIED,
3002 buf, len, is_write);
3003}
3004
3005enum write_rom_type {
3006 WRITE_DATA,
3007 FLUSH_CACHE,
3008};
3009
3010static inline MemTxResult address_space_write_rom_internal(AddressSpace *as,
3011 hwaddr addr,
3012 MemTxAttrs attrs,
3013 const void *ptr,
3014 hwaddr len,
3015 enum write_rom_type type)
3016{
3017 hwaddr l;
3018 uint8_t *ram_ptr;
3019 hwaddr addr1;
3020 MemoryRegion *mr;
3021 const uint8_t *buf = ptr;
3022
3023 RCU_READ_LOCK_GUARD();
3024 while (len > 0) {
3025 l = len;
3026 mr = address_space_translate(as, addr, &addr1, &l, true, attrs);
3027
3028 if (!(memory_region_is_ram(mr) ||
3029 memory_region_is_romd(mr))) {
3030 l = memory_access_size(mr, l, addr1);
3031 } else {
3032
3033 ram_ptr = qemu_map_ram_ptr(mr->ram_block, addr1);
3034 switch (type) {
3035 case WRITE_DATA:
3036 memcpy(ram_ptr, buf, l);
3037 invalidate_and_set_dirty(mr, addr1, l);
3038 break;
3039 case FLUSH_CACHE:
3040 flush_idcache_range((uintptr_t)ram_ptr, (uintptr_t)ram_ptr, l);
3041 break;
3042 }
3043 }
3044 len -= l;
3045 buf += l;
3046 addr += l;
3047 }
3048 return MEMTX_OK;
3049}
3050
3051
3052MemTxResult address_space_write_rom(AddressSpace *as, hwaddr addr,
3053 MemTxAttrs attrs,
3054 const void *buf, hwaddr len)
3055{
3056 return address_space_write_rom_internal(as, addr, attrs,
3057 buf, len, WRITE_DATA);
3058}
3059
3060void cpu_flush_icache_range(hwaddr start, hwaddr len)
3061{
3062
3063
3064
3065
3066
3067
3068 if (tcg_enabled()) {
3069 return;
3070 }
3071
3072 address_space_write_rom_internal(&address_space_memory,
3073 start, MEMTXATTRS_UNSPECIFIED,
3074 NULL, len, FLUSH_CACHE);
3075}
3076
3077typedef struct {
3078 MemoryRegion *mr;
3079 void *buffer;
3080 hwaddr addr;
3081 hwaddr len;
3082 bool in_use;
3083} BounceBuffer;
3084
3085static BounceBuffer bounce;
3086
3087typedef struct MapClient {
3088 QEMUBH *bh;
3089 QLIST_ENTRY(MapClient) link;
3090} MapClient;
3091
3092QemuMutex map_client_list_lock;
3093static QLIST_HEAD(, MapClient) map_client_list
3094 = QLIST_HEAD_INITIALIZER(map_client_list);
3095
3096static void cpu_unregister_map_client_do(MapClient *client)
3097{
3098 QLIST_REMOVE(client, link);
3099 g_free(client);
3100}
3101
3102static void cpu_notify_map_clients_locked(void)
3103{
3104 MapClient *client;
3105
3106 while (!QLIST_EMPTY(&map_client_list)) {
3107 client = QLIST_FIRST(&map_client_list);
3108 qemu_bh_schedule(client->bh);
3109 cpu_unregister_map_client_do(client);
3110 }
3111}
3112
3113void cpu_register_map_client(QEMUBH *bh)
3114{
3115 MapClient *client = g_malloc(sizeof(*client));
3116
3117 qemu_mutex_lock(&map_client_list_lock);
3118 client->bh = bh;
3119 QLIST_INSERT_HEAD(&map_client_list, client, link);
3120 if (!qatomic_read(&bounce.in_use)) {
3121 cpu_notify_map_clients_locked();
3122 }
3123 qemu_mutex_unlock(&map_client_list_lock);
3124}
3125
3126void cpu_exec_init_all(void)
3127{
3128 qemu_mutex_init(&ram_list.mutex);
3129
3130
3131
3132
3133
3134
3135
3136 finalize_target_page_bits();
3137 io_mem_init();
3138 memory_map_init();
3139 qemu_mutex_init(&map_client_list_lock);
3140}
3141
3142void cpu_unregister_map_client(QEMUBH *bh)
3143{
3144 MapClient *client;
3145
3146 qemu_mutex_lock(&map_client_list_lock);
3147 QLIST_FOREACH(client, &map_client_list, link) {
3148 if (client->bh == bh) {
3149 cpu_unregister_map_client_do(client);
3150 break;
3151 }
3152 }
3153 qemu_mutex_unlock(&map_client_list_lock);
3154}
3155
3156static void cpu_notify_map_clients(void)
3157{
3158 qemu_mutex_lock(&map_client_list_lock);
3159 cpu_notify_map_clients_locked();
3160 qemu_mutex_unlock(&map_client_list_lock);
3161}
3162
3163static bool flatview_access_valid(FlatView *fv, hwaddr addr, hwaddr len,
3164 bool is_write, MemTxAttrs attrs)
3165{
3166 MemoryRegion *mr;
3167 hwaddr l, xlat;
3168
3169 while (len > 0) {
3170 l = len;
3171 mr = flatview_translate(fv, addr, &xlat, &l, is_write, attrs);
3172 if (!memory_access_is_direct(mr, is_write)) {
3173 l = memory_access_size(mr, l, addr);
3174 if (!memory_region_access_valid(mr, xlat, l, is_write, attrs)) {
3175 return false;
3176 }
3177 }
3178
3179 len -= l;
3180 addr += l;
3181 }
3182 return true;
3183}
3184
3185bool address_space_access_valid(AddressSpace *as, hwaddr addr,
3186 hwaddr len, bool is_write,
3187 MemTxAttrs attrs)
3188{
3189 FlatView *fv;
3190
3191 RCU_READ_LOCK_GUARD();
3192 fv = address_space_to_flatview(as);
3193 return flatview_access_valid(fv, addr, len, is_write, attrs);
3194}
3195
3196static hwaddr
3197flatview_extend_translation(FlatView *fv, hwaddr addr,
3198 hwaddr target_len,
3199 MemoryRegion *mr, hwaddr base, hwaddr len,
3200 bool is_write, MemTxAttrs attrs)
3201{
3202 hwaddr done = 0;
3203 hwaddr xlat;
3204 MemoryRegion *this_mr;
3205
3206 for (;;) {
3207 target_len -= len;
3208 addr += len;
3209 done += len;
3210 if (target_len == 0) {
3211 return done;
3212 }
3213
3214 len = target_len;
3215 this_mr = flatview_translate(fv, addr, &xlat,
3216 &len, is_write, attrs);
3217 if (this_mr != mr || xlat != base + done) {
3218 return done;
3219 }
3220 }
3221}
3222
3223
3224
3225
3226
3227
3228
3229
3230void *address_space_map(AddressSpace *as,
3231 hwaddr addr,
3232 hwaddr *plen,
3233 bool is_write,
3234 MemTxAttrs attrs)
3235{
3236 hwaddr len = *plen;
3237 hwaddr l, xlat;
3238 MemoryRegion *mr;
3239 void *ptr;
3240 FlatView *fv;
3241
3242 if (len == 0) {
3243 return NULL;
3244 }
3245
3246 l = len;
3247 RCU_READ_LOCK_GUARD();
3248 fv = address_space_to_flatview(as);
3249 mr = flatview_translate(fv, addr, &xlat, &l, is_write, attrs);
3250
3251 if (!memory_access_is_direct(mr, is_write)) {
3252 if (qatomic_xchg(&bounce.in_use, true)) {
3253 *plen = 0;
3254 return NULL;
3255 }
3256
3257 l = MIN(l, TARGET_PAGE_SIZE);
3258 bounce.buffer = qemu_memalign(TARGET_PAGE_SIZE, l);
3259 bounce.addr = addr;
3260 bounce.len = l;
3261
3262 memory_region_ref(mr);
3263 bounce.mr = mr;
3264 if (!is_write) {
3265 flatview_read(fv, addr, MEMTXATTRS_UNSPECIFIED,
3266 bounce.buffer, l);
3267 }
3268
3269 *plen = l;
3270 return bounce.buffer;
3271 }
3272
3273
3274 memory_region_ref(mr);
3275 *plen = flatview_extend_translation(fv, addr, len, mr, xlat,
3276 l, is_write, attrs);
3277 fuzz_dma_read_cb(addr, *plen, mr);
3278 ptr = qemu_ram_ptr_length(mr->ram_block, xlat, plen, true);
3279
3280 return ptr;
3281}
3282
3283
3284
3285
3286
3287void address_space_unmap(AddressSpace *as, void *buffer, hwaddr len,
3288 bool is_write, hwaddr access_len)
3289{
3290 if (buffer != bounce.buffer) {
3291 MemoryRegion *mr;
3292 ram_addr_t addr1;
3293
3294 mr = memory_region_from_host(buffer, &addr1);
3295 assert(mr != NULL);
3296 if (is_write) {
3297 invalidate_and_set_dirty(mr, addr1, access_len);
3298 }
3299 if (xen_enabled()) {
3300 xen_invalidate_map_cache_entry(buffer);
3301 }
3302 memory_region_unref(mr);
3303 return;
3304 }
3305 if (is_write) {
3306 address_space_write(as, bounce.addr, MEMTXATTRS_UNSPECIFIED,
3307 bounce.buffer, access_len);
3308 }
3309 qemu_vfree(bounce.buffer);
3310 bounce.buffer = NULL;
3311 memory_region_unref(bounce.mr);
3312 qatomic_mb_set(&bounce.in_use, false);
3313 cpu_notify_map_clients();
3314}
3315
3316void *cpu_physical_memory_map(hwaddr addr,
3317 hwaddr *plen,
3318 bool is_write)
3319{
3320 return address_space_map(&address_space_memory, addr, plen, is_write,
3321 MEMTXATTRS_UNSPECIFIED);
3322}
3323
3324void cpu_physical_memory_unmap(void *buffer, hwaddr len,
3325 bool is_write, hwaddr access_len)
3326{
3327 return address_space_unmap(&address_space_memory, buffer, len, is_write, access_len);
3328}
3329
3330#define ARG1_DECL AddressSpace *as
3331#define ARG1 as
3332#define SUFFIX
3333#define TRANSLATE(...) address_space_translate(as, __VA_ARGS__)
3334#define RCU_READ_LOCK(...) rcu_read_lock()
3335#define RCU_READ_UNLOCK(...) rcu_read_unlock()
3336#include "memory_ldst.c.inc"
3337
3338int64_t address_space_cache_init(MemoryRegionCache *cache,
3339 AddressSpace *as,
3340 hwaddr addr,
3341 hwaddr len,
3342 bool is_write)
3343{
3344 AddressSpaceDispatch *d;
3345 hwaddr l;
3346 MemoryRegion *mr;
3347 Int128 diff;
3348
3349 assert(len > 0);
3350
3351 l = len;
3352 cache->fv = address_space_get_flatview(as);
3353 d = flatview_to_dispatch(cache->fv);
3354 cache->mrs = *address_space_translate_internal(d, addr, &cache->xlat, &l, true);
3355
3356
3357
3358
3359
3360
3361 diff = int128_sub(cache->mrs.size,
3362 int128_make64(cache->xlat - cache->mrs.offset_within_region));
3363 l = int128_get64(int128_min(diff, int128_make64(l)));
3364
3365 mr = cache->mrs.mr;
3366 memory_region_ref(mr);
3367 if (memory_access_is_direct(mr, is_write)) {
3368
3369
3370
3371
3372 l = flatview_extend_translation(cache->fv, addr, len, mr,
3373 cache->xlat, l, is_write,
3374 MEMTXATTRS_UNSPECIFIED);
3375 cache->ptr = qemu_ram_ptr_length(mr->ram_block, cache->xlat, &l, true);
3376 } else {
3377 cache->ptr = NULL;
3378 }
3379
3380 cache->len = l;
3381 cache->is_write = is_write;
3382 return l;
3383}
3384
3385void address_space_cache_invalidate(MemoryRegionCache *cache,
3386 hwaddr addr,
3387 hwaddr access_len)
3388{
3389 assert(cache->is_write);
3390 if (likely(cache->ptr)) {
3391 invalidate_and_set_dirty(cache->mrs.mr, addr + cache->xlat, access_len);
3392 }
3393}
3394
3395void address_space_cache_destroy(MemoryRegionCache *cache)
3396{
3397 if (!cache->mrs.mr) {
3398 return;
3399 }
3400
3401 if (xen_enabled()) {
3402 xen_invalidate_map_cache_entry(cache->ptr);
3403 }
3404 memory_region_unref(cache->mrs.mr);
3405 flatview_unref(cache->fv);
3406 cache->mrs.mr = NULL;
3407 cache->fv = NULL;
3408}
3409
3410
3411
3412
3413
3414
3415static inline MemoryRegion *address_space_translate_cached(
3416 MemoryRegionCache *cache, hwaddr addr, hwaddr *xlat,
3417 hwaddr *plen, bool is_write, MemTxAttrs attrs)
3418{
3419 MemoryRegionSection section;
3420 MemoryRegion *mr;
3421 IOMMUMemoryRegion *iommu_mr;
3422 AddressSpace *target_as;
3423
3424 assert(!cache->ptr);
3425 *xlat = addr + cache->xlat;
3426
3427 mr = cache->mrs.mr;
3428 iommu_mr = memory_region_get_iommu(mr);
3429 if (!iommu_mr) {
3430
3431 return mr;
3432 }
3433
3434 section = address_space_translate_iommu(iommu_mr, xlat, plen,
3435 NULL, is_write, true,
3436 &target_as, attrs);
3437 return section.mr;
3438}
3439
3440
3441
3442
3443MemTxResult
3444address_space_read_cached_slow(MemoryRegionCache *cache, hwaddr addr,
3445 void *buf, hwaddr len)
3446{
3447 hwaddr addr1, l;
3448 MemoryRegion *mr;
3449
3450 l = len;
3451 mr = address_space_translate_cached(cache, addr, &addr1, &l, false,
3452 MEMTXATTRS_UNSPECIFIED);
3453 return flatview_read_continue(cache->fv,
3454 addr, MEMTXATTRS_UNSPECIFIED, buf, len,
3455 addr1, l, mr);
3456}
3457
3458
3459
3460
3461MemTxResult
3462address_space_write_cached_slow(MemoryRegionCache *cache, hwaddr addr,
3463 const void *buf, hwaddr len)
3464{
3465 hwaddr addr1, l;
3466 MemoryRegion *mr;
3467
3468 l = len;
3469 mr = address_space_translate_cached(cache, addr, &addr1, &l, true,
3470 MEMTXATTRS_UNSPECIFIED);
3471 return flatview_write_continue(cache->fv,
3472 addr, MEMTXATTRS_UNSPECIFIED, buf, len,
3473 addr1, l, mr);
3474}
3475
3476#define ARG1_DECL MemoryRegionCache *cache
3477#define ARG1 cache
3478#define SUFFIX _cached_slow
3479#define TRANSLATE(...) address_space_translate_cached(cache, __VA_ARGS__)
3480#define RCU_READ_LOCK() ((void)0)
3481#define RCU_READ_UNLOCK() ((void)0)
3482#include "memory_ldst.c.inc"
3483
3484
3485int cpu_memory_rw_debug(CPUState *cpu, vaddr addr,
3486 void *ptr, size_t len, bool is_write)
3487{
3488 hwaddr phys_addr;
3489 vaddr l, page;
3490 uint8_t *buf = ptr;
3491
3492 cpu_synchronize_state(cpu);
3493 while (len > 0) {
3494 int asidx;
3495 MemTxAttrs attrs;
3496 MemTxResult res;
3497
3498 page = addr & TARGET_PAGE_MASK;
3499 phys_addr = cpu_get_phys_page_attrs_debug(cpu, page, &attrs);
3500 asidx = cpu_asidx_from_attrs(cpu, attrs);
3501
3502 if (phys_addr == -1)
3503 return -1;
3504 l = (page + TARGET_PAGE_SIZE) - addr;
3505 if (l > len)
3506 l = len;
3507 phys_addr += (addr & ~TARGET_PAGE_MASK);
3508 if (is_write) {
3509 res = address_space_write_rom(cpu->cpu_ases[asidx].as, phys_addr,
3510 attrs, buf, l);
3511 } else {
3512 res = address_space_read(cpu->cpu_ases[asidx].as, phys_addr,
3513 attrs, buf, l);
3514 }
3515 if (res != MEMTX_OK) {
3516 return -1;
3517 }
3518 len -= l;
3519 buf += l;
3520 addr += l;
3521 }
3522 return 0;
3523}
3524
3525
3526
3527
3528
3529size_t qemu_target_page_size(void)
3530{
3531 return TARGET_PAGE_SIZE;
3532}
3533
3534int qemu_target_page_bits(void)
3535{
3536 return TARGET_PAGE_BITS;
3537}
3538
3539int qemu_target_page_bits_min(void)
3540{
3541 return TARGET_PAGE_BITS_MIN;
3542}
3543
3544bool cpu_physical_memory_is_io(hwaddr phys_addr)
3545{
3546 MemoryRegion*mr;
3547 hwaddr l = 1;
3548 bool res;
3549
3550 RCU_READ_LOCK_GUARD();
3551 mr = address_space_translate(&address_space_memory,
3552 phys_addr, &phys_addr, &l, false,
3553 MEMTXATTRS_UNSPECIFIED);
3554
3555 res = !(memory_region_is_ram(mr) || memory_region_is_romd(mr));
3556 return res;
3557}
3558
3559int qemu_ram_foreach_block(RAMBlockIterFunc func, void *opaque)
3560{
3561 RAMBlock *block;
3562 int ret = 0;
3563
3564 RCU_READ_LOCK_GUARD();
3565 RAMBLOCK_FOREACH(block) {
3566 ret = func(block, opaque);
3567 if (ret) {
3568 break;
3569 }
3570 }
3571 return ret;
3572}
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582int ram_block_discard_range(RAMBlock *rb, uint64_t start, size_t length)
3583{
3584 int ret = -1;
3585
3586 uint8_t *host_startaddr = rb->host + start;
3587
3588 if (!QEMU_PTR_IS_ALIGNED(host_startaddr, rb->page_size)) {
3589 error_report("ram_block_discard_range: Unaligned start address: %p",
3590 host_startaddr);
3591 goto err;
3592 }
3593
3594 if ((start + length) <= rb->max_length) {
3595 bool need_madvise, need_fallocate;
3596 if (!QEMU_IS_ALIGNED(length, rb->page_size)) {
3597 error_report("ram_block_discard_range: Unaligned length: %zx",
3598 length);
3599 goto err;
3600 }
3601
3602 errno = ENOTSUP;
3603
3604
3605
3606
3607
3608
3609 need_madvise = (rb->page_size == qemu_host_page_size);
3610 need_fallocate = rb->fd != -1;
3611 if (need_fallocate) {
3612
3613
3614
3615
3616#ifdef CONFIG_FALLOCATE_PUNCH_HOLE
3617 ret = fallocate(rb->fd, FALLOC_FL_PUNCH_HOLE | FALLOC_FL_KEEP_SIZE,
3618 start, length);
3619 if (ret) {
3620 ret = -errno;
3621 error_report("ram_block_discard_range: Failed to fallocate "
3622 "%s:%" PRIx64 " +%zx (%d)",
3623 rb->idstr, start, length, ret);
3624 goto err;
3625 }
3626#else
3627 ret = -ENOSYS;
3628 error_report("ram_block_discard_range: fallocate not available/file"
3629 "%s:%" PRIx64 " +%zx (%d)",
3630 rb->idstr, start, length, ret);
3631 goto err;
3632#endif
3633 }
3634 if (need_madvise) {
3635
3636
3637
3638
3639
3640#if defined(CONFIG_MADVISE)
3641 if (qemu_ram_is_shared(rb) && rb->fd < 0) {
3642 ret = madvise(host_startaddr, length, QEMU_MADV_REMOVE);
3643 } else {
3644 ret = madvise(host_startaddr, length, QEMU_MADV_DONTNEED);
3645 }
3646 if (ret) {
3647 ret = -errno;
3648 error_report("ram_block_discard_range: Failed to discard range "
3649 "%s:%" PRIx64 " +%zx (%d)",
3650 rb->idstr, start, length, ret);
3651 goto err;
3652 }
3653#else
3654 ret = -ENOSYS;
3655 error_report("ram_block_discard_range: MADVISE not available"
3656 "%s:%" PRIx64 " +%zx (%d)",
3657 rb->idstr, start, length, ret);
3658 goto err;
3659#endif
3660 }
3661 trace_ram_block_discard_range(rb->idstr, host_startaddr, length,
3662 need_madvise, need_fallocate, ret);
3663 } else {
3664 error_report("ram_block_discard_range: Overrun block '%s' (%" PRIu64
3665 "/%zx/" RAM_ADDR_FMT")",
3666 rb->idstr, start, length, rb->max_length);
3667 }
3668
3669err:
3670 return ret;
3671}
3672
3673bool ramblock_is_pmem(RAMBlock *rb)
3674{
3675 return rb->flags & RAM_PMEM;
3676}
3677
3678static void mtree_print_phys_entries(int start, int end, int skip, int ptr)
3679{
3680 if (start == end - 1) {
3681 qemu_printf("\t%3d ", start);
3682 } else {
3683 qemu_printf("\t%3d..%-3d ", start, end - 1);
3684 }
3685 qemu_printf(" skip=%d ", skip);
3686 if (ptr == PHYS_MAP_NODE_NIL) {
3687 qemu_printf(" ptr=NIL");
3688 } else if (!skip) {
3689 qemu_printf(" ptr=#%d", ptr);
3690 } else {
3691 qemu_printf(" ptr=[%d]", ptr);
3692 }
3693 qemu_printf("\n");
3694}
3695
3696#define MR_SIZE(size) (int128_nz(size) ? (hwaddr)int128_get64( \
3697 int128_sub((size), int128_one())) : 0)
3698
3699void mtree_print_dispatch(AddressSpaceDispatch *d, MemoryRegion *root)
3700{
3701 int i;
3702
3703 qemu_printf(" Dispatch\n");
3704 qemu_printf(" Physical sections\n");
3705
3706 for (i = 0; i < d->map.sections_nb; ++i) {
3707 MemoryRegionSection *s = d->map.sections + i;
3708 const char *names[] = { " [unassigned]", " [not dirty]",
3709 " [ROM]", " [watch]" };
3710
3711 qemu_printf(" #%d @" TARGET_FMT_plx ".." TARGET_FMT_plx
3712 " %s%s%s%s%s",
3713 i,
3714 s->offset_within_address_space,
3715 s->offset_within_address_space + MR_SIZE(s->mr->size),
3716 s->mr->name ? s->mr->name : "(noname)",
3717 i < ARRAY_SIZE(names) ? names[i] : "",
3718 s->mr == root ? " [ROOT]" : "",
3719 s == d->mru_section ? " [MRU]" : "",
3720 s->mr->is_iommu ? " [iommu]" : "");
3721
3722 if (s->mr->alias) {
3723 qemu_printf(" alias=%s", s->mr->alias->name ?
3724 s->mr->alias->name : "noname");
3725 }
3726 qemu_printf("\n");
3727 }
3728
3729 qemu_printf(" Nodes (%d bits per level, %d levels) ptr=[%d] skip=%d\n",
3730 P_L2_BITS, P_L2_LEVELS, d->phys_map.ptr, d->phys_map.skip);
3731 for (i = 0; i < d->map.nodes_nb; ++i) {
3732 int j, jprev;
3733 PhysPageEntry prev;
3734 Node *n = d->map.nodes + i;
3735
3736 qemu_printf(" [%d]\n", i);
3737
3738 for (j = 0, jprev = 0, prev = *n[0]; j < ARRAY_SIZE(*n); ++j) {
3739 PhysPageEntry *pe = *n + j;
3740
3741 if (pe->ptr == prev.ptr && pe->skip == prev.skip) {
3742 continue;
3743 }
3744
3745 mtree_print_phys_entries(jprev, j, prev.skip, prev.ptr);
3746
3747 jprev = j;
3748 prev = *pe;
3749 }
3750
3751 if (jprev != ARRAY_SIZE(*n)) {
3752 mtree_print_phys_entries(jprev, j, prev.skip, prev.ptr);
3753 }
3754 }
3755}
3756
3757
3758static unsigned int ram_block_discard_required_cnt;
3759
3760static unsigned int ram_block_coordinated_discard_required_cnt;
3761
3762static unsigned int ram_block_discard_disabled_cnt;
3763
3764static unsigned int ram_block_uncoordinated_discard_disabled_cnt;
3765static QemuMutex ram_block_discard_disable_mutex;
3766
3767static void ram_block_discard_disable_mutex_lock(void)
3768{
3769 static gsize initialized;
3770
3771 if (g_once_init_enter(&initialized)) {
3772 qemu_mutex_init(&ram_block_discard_disable_mutex);
3773 g_once_init_leave(&initialized, 1);
3774 }
3775 qemu_mutex_lock(&ram_block_discard_disable_mutex);
3776}
3777
3778static void ram_block_discard_disable_mutex_unlock(void)
3779{
3780 qemu_mutex_unlock(&ram_block_discard_disable_mutex);
3781}
3782
3783int ram_block_discard_disable(bool state)
3784{
3785 int ret = 0;
3786
3787 ram_block_discard_disable_mutex_lock();
3788 if (!state) {
3789 ram_block_discard_disabled_cnt--;
3790 } else if (ram_block_discard_required_cnt ||
3791 ram_block_coordinated_discard_required_cnt) {
3792 ret = -EBUSY;
3793 } else {
3794 ram_block_discard_disabled_cnt++;
3795 }
3796 ram_block_discard_disable_mutex_unlock();
3797 return ret;
3798}
3799
3800int ram_block_uncoordinated_discard_disable(bool state)
3801{
3802 int ret = 0;
3803
3804 ram_block_discard_disable_mutex_lock();
3805 if (!state) {
3806 ram_block_uncoordinated_discard_disabled_cnt--;
3807 } else if (ram_block_discard_required_cnt) {
3808 ret = -EBUSY;
3809 } else {
3810 ram_block_uncoordinated_discard_disabled_cnt++;
3811 }
3812 ram_block_discard_disable_mutex_unlock();
3813 return ret;
3814}
3815
3816int ram_block_discard_require(bool state)
3817{
3818 int ret = 0;
3819
3820 ram_block_discard_disable_mutex_lock();
3821 if (!state) {
3822 ram_block_discard_required_cnt--;
3823 } else if (ram_block_discard_disabled_cnt ||
3824 ram_block_uncoordinated_discard_disabled_cnt) {
3825 ret = -EBUSY;
3826 } else {
3827 ram_block_discard_required_cnt++;
3828 }
3829 ram_block_discard_disable_mutex_unlock();
3830 return ret;
3831}
3832
3833int ram_block_coordinated_discard_require(bool state)
3834{
3835 int ret = 0;
3836
3837 ram_block_discard_disable_mutex_lock();
3838 if (!state) {
3839 ram_block_coordinated_discard_required_cnt--;
3840 } else if (ram_block_discard_disabled_cnt) {
3841 ret = -EBUSY;
3842 } else {
3843 ram_block_coordinated_discard_required_cnt++;
3844 }
3845 ram_block_discard_disable_mutex_unlock();
3846 return ret;
3847}
3848
3849bool ram_block_discard_is_disabled(void)
3850{
3851 return qatomic_read(&ram_block_discard_disabled_cnt) ||
3852 qatomic_read(&ram_block_uncoordinated_discard_disabled_cnt);
3853}
3854
3855bool ram_block_discard_is_required(void)
3856{
3857 return qatomic_read(&ram_block_discard_required_cnt) ||
3858 qatomic_read(&ram_block_coordinated_discard_required_cnt);
3859}
3860