1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23#include "qemu/osdep.h"
24#include "hw/char/bcm2835_aux.h"
25
26#define AUX_IRQ 0x0
27#define AUX_ENABLES 0x4
28#define AUX_MU_IO_REG 0x40
29#define AUX_MU_IER_REG 0x44
30#define AUX_MU_IIR_REG 0x48
31#define AUX_MU_LCR_REG 0x4c
32#define AUX_MU_MCR_REG 0x50
33#define AUX_MU_LSR_REG 0x54
34#define AUX_MU_MSR_REG 0x58
35#define AUX_MU_SCRATCH 0x5c
36#define AUX_MU_CNTL_REG 0x60
37#define AUX_MU_STAT_REG 0x64
38#define AUX_MU_BAUD_REG 0x68
39
40
41#define TX_INT 0x1
42#define RX_INT 0x2
43
44static void bcm2835_aux_update(BCM2835AuxState *s)
45{
46
47
48
49
50 s->iir = 0;
51 if ((s->ier & RX_INT) && s->read_count != 0) {
52 s->iir |= RX_INT;
53 }
54 if (s->ier & TX_INT) {
55 s->iir |= TX_INT;
56 }
57 qemu_set_irq(s->irq, s->iir != 0);
58}
59
60static uint64_t bcm2835_aux_read(void *opaque, hwaddr offset, unsigned size)
61{
62 BCM2835AuxState *s = opaque;
63 uint32_t c, res;
64
65 switch (offset) {
66 case AUX_IRQ:
67 return s->iir != 0;
68
69 case AUX_ENABLES:
70 return 1;
71
72 case AUX_MU_IO_REG:
73
74 c = s->read_fifo[s->read_pos];
75 if (s->read_count > 0) {
76 s->read_count--;
77 if (++s->read_pos == BCM2835_AUX_RX_FIFO_LEN) {
78 s->read_pos = 0;
79 }
80 }
81 if (s->chr) {
82 qemu_chr_accept_input(s->chr);
83 }
84 bcm2835_aux_update(s);
85 return c;
86
87 case AUX_MU_IER_REG:
88
89 return 0xc0 | s->ier;
90
91 case AUX_MU_IIR_REG:
92 res = 0xc0;
93
94
95
96
97 if (s->read_count != 0) {
98 res |= 0x4;
99 } else {
100 res |= 0x2;
101 }
102 if (s->iir == 0) {
103 res |= 0x1;
104 }
105 return res;
106
107 case AUX_MU_LCR_REG:
108 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_LCR_REG unsupported\n", __func__);
109 return 0;
110
111 case AUX_MU_MCR_REG:
112 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_MCR_REG unsupported\n", __func__);
113 return 0;
114
115 case AUX_MU_LSR_REG:
116 res = 0x60;
117 if (s->read_count != 0) {
118 res |= 0x1;
119 }
120 return res;
121
122 case AUX_MU_MSR_REG:
123 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_MSR_REG unsupported\n", __func__);
124 return 0;
125
126 case AUX_MU_SCRATCH:
127 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_SCRATCH unsupported\n", __func__);
128 return 0;
129
130 case AUX_MU_CNTL_REG:
131 return 0x3;
132
133 case AUX_MU_STAT_REG:
134 res = 0x30e;
135 if (s->read_count > 0) {
136 res |= 0x1;
137 assert(s->read_count < BCM2835_AUX_RX_FIFO_LEN);
138 res |= ((uint32_t)s->read_count) << 16;
139 }
140 return res;
141
142 case AUX_MU_BAUD_REG:
143 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_BAUD_REG unsupported\n", __func__);
144 return 0;
145
146 default:
147 qemu_log_mask(LOG_GUEST_ERROR, "%s: Bad offset %"HWADDR_PRIx"\n",
148 __func__, offset);
149 return 0;
150 }
151}
152
153static void bcm2835_aux_write(void *opaque, hwaddr offset, uint64_t value,
154 unsigned size)
155{
156 BCM2835AuxState *s = opaque;
157 unsigned char ch;
158
159 switch (offset) {
160 case AUX_ENABLES:
161 if (value != 1) {
162 qemu_log_mask(LOG_UNIMP, "%s: unsupported attempt to enable SPI "
163 "or disable UART\n", __func__);
164 }
165 break;
166
167 case AUX_MU_IO_REG:
168
169 ch = value;
170 if (s->chr) {
171 qemu_chr_fe_write(s->chr, &ch, 1);
172 }
173 break;
174
175 case AUX_MU_IER_REG:
176
177 s->ier = value & (TX_INT | RX_INT);
178 bcm2835_aux_update(s);
179 break;
180
181 case AUX_MU_IIR_REG:
182 if (value & 0x2) {
183 s->read_count = 0;
184 }
185 break;
186
187 case AUX_MU_LCR_REG:
188 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_LCR_REG unsupported\n", __func__);
189 break;
190
191 case AUX_MU_MCR_REG:
192 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_MCR_REG unsupported\n", __func__);
193 break;
194
195 case AUX_MU_SCRATCH:
196 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_SCRATCH unsupported\n", __func__);
197 break;
198
199 case AUX_MU_CNTL_REG:
200 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_CNTL_REG unsupported\n", __func__);
201 break;
202
203 case AUX_MU_BAUD_REG:
204 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_BAUD_REG unsupported\n", __func__);
205 break;
206
207 default:
208 qemu_log_mask(LOG_GUEST_ERROR, "%s: Bad offset %"HWADDR_PRIx"\n",
209 __func__, offset);
210 }
211
212 bcm2835_aux_update(s);
213}
214
215static int bcm2835_aux_can_receive(void *opaque)
216{
217 BCM2835AuxState *s = opaque;
218
219 return s->read_count < BCM2835_AUX_RX_FIFO_LEN;
220}
221
222static void bcm2835_aux_put_fifo(void *opaque, uint8_t value)
223{
224 BCM2835AuxState *s = opaque;
225 int slot;
226
227 slot = s->read_pos + s->read_count;
228 if (slot >= BCM2835_AUX_RX_FIFO_LEN) {
229 slot -= BCM2835_AUX_RX_FIFO_LEN;
230 }
231 s->read_fifo[slot] = value;
232 s->read_count++;
233 if (s->read_count == BCM2835_AUX_RX_FIFO_LEN) {
234
235 }
236 bcm2835_aux_update(s);
237}
238
239static void bcm2835_aux_receive(void *opaque, const uint8_t *buf, int size)
240{
241 bcm2835_aux_put_fifo(opaque, *buf);
242}
243
244static const MemoryRegionOps bcm2835_aux_ops = {
245 .read = bcm2835_aux_read,
246 .write = bcm2835_aux_write,
247 .endianness = DEVICE_NATIVE_ENDIAN,
248 .valid.min_access_size = 4,
249 .valid.max_access_size = 4,
250};
251
252static const VMStateDescription vmstate_bcm2835_aux = {
253 .name = TYPE_BCM2835_AUX,
254 .version_id = 1,
255 .minimum_version_id = 1,
256 .fields = (VMStateField[]) {
257 VMSTATE_UINT8_ARRAY(read_fifo, BCM2835AuxState,
258 BCM2835_AUX_RX_FIFO_LEN),
259 VMSTATE_UINT8(read_pos, BCM2835AuxState),
260 VMSTATE_UINT8(read_count, BCM2835AuxState),
261 VMSTATE_UINT8(ier, BCM2835AuxState),
262 VMSTATE_UINT8(iir, BCM2835AuxState),
263 VMSTATE_END_OF_LIST()
264 }
265};
266
267static void bcm2835_aux_init(Object *obj)
268{
269 SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
270 BCM2835AuxState *s = BCM2835_AUX(obj);
271
272 memory_region_init_io(&s->iomem, OBJECT(s), &bcm2835_aux_ops, s,
273 TYPE_BCM2835_AUX, 0x100);
274 sysbus_init_mmio(sbd, &s->iomem);
275 sysbus_init_irq(sbd, &s->irq);
276}
277
278static void bcm2835_aux_realize(DeviceState *dev, Error **errp)
279{
280 BCM2835AuxState *s = BCM2835_AUX(dev);
281
282 if (s->chr) {
283 qemu_chr_add_handlers(s->chr, bcm2835_aux_can_receive,
284 bcm2835_aux_receive, NULL, s);
285 }
286}
287
288static Property bcm2835_aux_props[] = {
289 DEFINE_PROP_CHR("chardev", BCM2835AuxState, chr),
290 DEFINE_PROP_END_OF_LIST(),
291};
292
293static void bcm2835_aux_class_init(ObjectClass *oc, void *data)
294{
295 DeviceClass *dc = DEVICE_CLASS(oc);
296
297 dc->realize = bcm2835_aux_realize;
298 dc->vmsd = &vmstate_bcm2835_aux;
299 set_bit(DEVICE_CATEGORY_INPUT, dc->categories);
300 dc->props = bcm2835_aux_props;
301}
302
303static const TypeInfo bcm2835_aux_info = {
304 .name = TYPE_BCM2835_AUX,
305 .parent = TYPE_SYS_BUS_DEVICE,
306 .instance_size = sizeof(BCM2835AuxState),
307 .instance_init = bcm2835_aux_init,
308 .class_init = bcm2835_aux_class_init,
309};
310
311static void bcm2835_aux_register_types(void)
312{
313 type_register_static(&bcm2835_aux_info);
314}
315
316type_init(bcm2835_aux_register_types)
317