1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25#include "qemu/osdep.h"
26#include <hw/hw.h>
27#include <hw/i386/pc.h>
28#include <hw/isa/isa.h>
29#include "sysemu/block-backend.h"
30#include "sysemu/dma.h"
31
32#include <hw/ide/internal.h>
33
34
35
36
37#define TYPE_ISA_IDE "isa-ide"
38#define ISA_IDE(obj) OBJECT_CHECK(ISAIDEState, (obj), TYPE_ISA_IDE)
39
40typedef struct ISAIDEState {
41 ISADevice parent_obj;
42
43 IDEBus bus;
44 uint32_t iobase;
45 uint32_t iobase2;
46 uint32_t isairq;
47 qemu_irq irq;
48} ISAIDEState;
49
50static void isa_ide_reset(DeviceState *d)
51{
52 ISAIDEState *s = ISA_IDE(d);
53
54 ide_bus_reset(&s->bus);
55}
56
57static const VMStateDescription vmstate_ide_isa = {
58 .name = "isa-ide",
59 .version_id = 3,
60 .minimum_version_id = 0,
61 .fields = (VMStateField[]) {
62 VMSTATE_IDE_BUS(bus, ISAIDEState),
63 VMSTATE_IDE_DRIVES(bus.ifs, ISAIDEState),
64 VMSTATE_END_OF_LIST()
65 }
66};
67
68static void isa_ide_realizefn(DeviceState *dev, Error **errp)
69{
70 ISADevice *isadev = ISA_DEVICE(dev);
71 ISAIDEState *s = ISA_IDE(dev);
72
73 ide_bus_new(&s->bus, sizeof(s->bus), dev, 0, 2);
74 ide_init_ioport(&s->bus, isadev, s->iobase, s->iobase2);
75 isa_init_irq(isadev, &s->irq, s->isairq);
76 ide_init2(&s->bus, s->irq);
77 vmstate_register(dev, 0, &vmstate_ide_isa, s);
78 ide_register_restart_cb(&s->bus);
79}
80
81ISADevice *isa_ide_init(ISABus *bus, int iobase, int iobase2, int isairq,
82 DriveInfo *hd0, DriveInfo *hd1)
83{
84 DeviceState *dev;
85 ISADevice *isadev;
86 ISAIDEState *s;
87
88 isadev = isa_create(bus, TYPE_ISA_IDE);
89 dev = DEVICE(isadev);
90 qdev_prop_set_uint32(dev, "iobase", iobase);
91 qdev_prop_set_uint32(dev, "iobase2", iobase2);
92 qdev_prop_set_uint32(dev, "irq", isairq);
93 qdev_init_nofail(dev);
94
95 s = ISA_IDE(dev);
96 if (hd0) {
97 ide_create_drive(&s->bus, 0, hd0);
98 }
99 if (hd1) {
100 ide_create_drive(&s->bus, 1, hd1);
101 }
102 return isadev;
103}
104
105static Property isa_ide_properties[] = {
106 DEFINE_PROP_UINT32("iobase", ISAIDEState, iobase, 0x1f0),
107 DEFINE_PROP_UINT32("iobase2", ISAIDEState, iobase2, 0x3f6),
108 DEFINE_PROP_UINT32("irq", ISAIDEState, isairq, 14),
109 DEFINE_PROP_END_OF_LIST(),
110};
111
112static void isa_ide_class_initfn(ObjectClass *klass, void *data)
113{
114 DeviceClass *dc = DEVICE_CLASS(klass);
115
116 dc->realize = isa_ide_realizefn;
117 dc->fw_name = "ide";
118 dc->reset = isa_ide_reset;
119 dc->props = isa_ide_properties;
120 set_bit(DEVICE_CATEGORY_STORAGE, dc->categories);
121}
122
123static const TypeInfo isa_ide_info = {
124 .name = TYPE_ISA_IDE,
125 .parent = TYPE_ISA_DEVICE,
126 .instance_size = sizeof(ISAIDEState),
127 .class_init = isa_ide_class_initfn,
128};
129
130static void isa_ide_register_types(void)
131{
132 type_register_static(&isa_ide_info);
133}
134
135type_init(isa_ide_register_types)
136