1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21#ifndef QEMU_MSI_H
22#define QEMU_MSI_H
23
24#include "hw/pci/pci.h"
25
26struct MSIMessage {
27 uint64_t address;
28 uint32_t data;
29};
30
31extern bool msi_nonbroken;
32
33void msi_set_message(PCIDevice *dev, MSIMessage msg);
34MSIMessage msi_get_message(PCIDevice *dev, unsigned int vector);
35bool msi_enabled(const PCIDevice *dev);
36int msi_init(struct PCIDevice *dev, uint8_t offset,
37 unsigned int nr_vectors, bool msi64bit,
38 bool msi_per_vector_mask, Error **errp);
39void msi_uninit(struct PCIDevice *dev);
40void msi_reset(PCIDevice *dev);
41bool msi_is_masked(const PCIDevice *dev, unsigned int vector);
42void msi_notify(PCIDevice *dev, unsigned int vector);
43void msi_send_message(PCIDevice *dev, MSIMessage msg);
44void msi_write_config(PCIDevice *dev, uint32_t addr, uint32_t val, int len);
45unsigned int msi_nr_vectors_allocated(const PCIDevice *dev);
46
47static inline bool msi_present(const PCIDevice *dev)
48{
49 return dev->cap_present & QEMU_PCI_CAP_MSI;
50}
51
52#endif
53