1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20#include "qemu/osdep.h"
21#include "cpu.h"
22#include "exec/helper-proto.h"
23#include "exec/exec-all.h"
24#include "exec/cpu_ldst.h"
25
26static void do_unaligned_access(CPUAlphaState *env, vaddr addr, uintptr_t retaddr)
27{
28 uint64_t pc;
29 uint32_t insn;
30
31 cpu_restore_state(env_cpu(env), retaddr, true);
32
33 pc = env->pc;
34 insn = cpu_ldl_code(env, pc);
35
36 env->trap_arg0 = addr;
37 env->trap_arg1 = insn >> 26;
38 env->trap_arg2 = (insn >> 21) & 31;
39}
40
41#ifdef CONFIG_USER_ONLY
42void alpha_cpu_record_sigbus(CPUState *cs, vaddr addr,
43 MMUAccessType access_type, uintptr_t retaddr)
44{
45 AlphaCPU *cpu = ALPHA_CPU(cs);
46 CPUAlphaState *env = &cpu->env;
47
48 do_unaligned_access(env, addr, retaddr);
49}
50#else
51void alpha_cpu_do_unaligned_access(CPUState *cs, vaddr addr,
52 MMUAccessType access_type,
53 int mmu_idx, uintptr_t retaddr)
54{
55 AlphaCPU *cpu = ALPHA_CPU(cs);
56 CPUAlphaState *env = &cpu->env;
57
58 do_unaligned_access(env, addr, retaddr);
59 cs->exception_index = EXCP_UNALIGN;
60 env->error_code = 0;
61 cpu_loop_exit(cs);
62}
63
64void alpha_cpu_do_transaction_failed(CPUState *cs, hwaddr physaddr,
65 vaddr addr, unsigned size,
66 MMUAccessType access_type,
67 int mmu_idx, MemTxAttrs attrs,
68 MemTxResult response, uintptr_t retaddr)
69{
70 AlphaCPU *cpu = ALPHA_CPU(cs);
71 CPUAlphaState *env = &cpu->env;
72
73 env->trap_arg0 = addr;
74 env->trap_arg1 = access_type == MMU_DATA_STORE ? 1 : 0;
75 cs->exception_index = EXCP_MCHK;
76 env->error_code = 0;
77 cpu_loop_exit_restore(cs, retaddr);
78}
79#endif
80