1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29#ifndef __CONFIG_H
30#define __CONFIG_H
31
32
33#define CONFIG_BOOKE 1
34#define CONFIG_E500 1
35#define CONFIG_MPC85xx 1
36#define CONFIG_MPC8548 1
37#define CONFIG_MPC8548CDS 1
38
39#define CONFIG_PCI
40#define CONFIG_PCI1
41#define CONFIG_PCIE1
42#undef CONFIG_RIO
43#undef CONFIG_PCI2
44#define CONFIG_FSL_PCI_INIT 1
45#define CONFIG_FSL_PCIE_RESET 1
46#define CONFIG_SYS_PCI_64BIT 1
47
48#define CONFIG_TSEC_ENET
49#define CONFIG_ENV_OVERWRITE
50#define CONFIG_INTERRUPTS
51#define CONFIG_FSL_LAW 1
52
53#define CONFIG_FSL_VIA
54
55
56
57
58
59
60#define CONFIG_ASSUME_AMD_FLASH
61
62#ifndef __ASSEMBLY__
63extern unsigned long get_clock_freq(void);
64#endif
65#define CONFIG_SYS_CLK_FREQ get_clock_freq()
66
67
68
69
70#define CONFIG_L2_CACHE
71#define CONFIG_BTB
72#define CONFIG_CLEAR_LAW0
73
74
75
76
77#define CONFIG_ENABLE_36BIT_PHYS 1
78
79#define CONFIG_SYS_MEMTEST_START 0x00200000
80#define CONFIG_SYS_MEMTEST_END 0x00400000
81
82
83
84
85
86#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
87#define CONFIG_SYS_CCSRBAR 0xe0000000
88#define CONFIG_SYS_CCSRBAR_PHYS CONFIG_SYS_CCSRBAR
89#define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR
90
91#define CONFIG_SYS_PCI1_ADDR (CONFIG_SYS_CCSRBAR+0x8000)
92#define CONFIG_SYS_PCI2_ADDR (CONFIG_SYS_CCSRBAR+0x9000)
93#define CONFIG_SYS_PCIE1_ADDR (CONFIG_SYS_CCSRBAR+0xa000)
94
95
96#define CONFIG_FSL_DDR2
97#undef CONFIG_FSL_DDR_INTERACTIVE
98#define CONFIG_SPD_EEPROM
99#define CONFIG_DDR_SPD
100#define CONFIG_DDR_DLL
101
102#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
103#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
104
105#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
106#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
107
108#define CONFIG_NUM_DDR_CONTROLLERS 1
109#define CONFIG_DIMM_SLOTS_PER_CTLR 1
110#define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
111
112
113#define SPD_EEPROM_ADDRESS 0x51
114
115
116#ifndef CONFIG_SPD_EEPROM
117#error ("CONFIG_SPD_EEPROM is required")
118#endif
119
120#undef CONFIG_CLOCKS_IN_MHZ
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156#define CONFIG_SYS_BOOT_BLOCK 0xff000000
157#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_BOOT_BLOCK
158
159#define CONFIG_SYS_BR0_PRELIM 0xff801001
160#define CONFIG_SYS_BR1_PRELIM 0xff001001
161
162#define CONFIG_SYS_OR0_PRELIM 0xff806e65
163#define CONFIG_SYS_OR1_PRELIM 0xff806e65
164
165#define CONFIG_SYS_FLASH_BANKS_LIST {0xff800000, CONFIG_SYS_FLASH_BASE}
166#define CONFIG_SYS_MAX_FLASH_BANKS 2
167#define CONFIG_SYS_MAX_FLASH_SECT 128
168#undef CONFIG_SYS_FLASH_CHECKSUM
169#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
170#define CONFIG_SYS_FLASH_WRITE_TOUT 500
171
172#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
173
174#define CONFIG_FLASH_CFI_DRIVER
175#define CONFIG_SYS_FLASH_CFI
176#define CONFIG_SYS_FLASH_EMPTY_INFO
177
178
179
180
181
182#define CONFIG_SYS_LBC_CACHE_BASE 0xf0000000
183#define CONFIG_SYS_LBC_CACHE_SIZE 64
184#define CONFIG_SYS_LBC_NONCACHE_BASE 0xf8000000
185#define CONFIG_SYS_LBC_NONCACHE_SIZE 64
186
187#define CONFIG_SYS_LBC_SDRAM_BASE CONFIG_SYS_LBC_CACHE_BASE
188#define CONFIG_SYS_LBC_SDRAM_SIZE 64
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208#define CONFIG_SYS_BR2_PRELIM 0xf0001861
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224#define CONFIG_SYS_OR2_PRELIM 0xfc006901
225
226#define CONFIG_SYS_LBC_LCRR 0x00030004
227#define CONFIG_SYS_LBC_LBCR 0x00000000
228#define CONFIG_SYS_LBC_LSRT 0x20000000
229#define CONFIG_SYS_LBC_MRTPR 0x00000000
230
231
232
233
234
235
236
237#define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_RFCR16 \
238 | LSDMR_PRETOACT7 \
239 | LSDMR_ACTTORW7 \
240 | LSDMR_BL8 \
241 | LSDMR_WRC4 \
242 | LSDMR_CL3 \
243 | LSDMR_RFEN \
244 )
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276#define CONFIG_FSL_CADMUS
277
278#define CADMUS_BASE_ADDR 0xf8000000
279#define CONFIG_SYS_BR3_PRELIM 0xf8000801
280#define CONFIG_SYS_OR3_PRELIM 0xfff00ff7
281
282#define CONFIG_SYS_INIT_RAM_LOCK 1
283#define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000
284#define CONFIG_SYS_INIT_RAM_END 0x4000
285
286#define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000
287
288#define CONFIG_SYS_GBL_DATA_SIZE 128
289#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
290#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
291
292#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
293#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
294
295
296#define CONFIG_CONS_INDEX 2
297#undef CONFIG_SERIAL_SOFTWARE_FIFO
298#define CONFIG_SYS_NS16550
299#define CONFIG_SYS_NS16550_SERIAL
300#define CONFIG_SYS_NS16550_REG_SIZE 1
301#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
302
303#define CONFIG_SYS_BAUDRATE_TABLE \
304 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
305
306#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
307#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
308
309
310#define CONFIG_SYS_HUSH_PARSER
311#ifdef CONFIG_SYS_HUSH_PARSER
312#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
313#endif
314
315
316#define CONFIG_OF_LIBFDT 1
317#define CONFIG_OF_BOARD_SETUP 1
318#define CONFIG_OF_STDOUT_VIA_ALIAS 1
319
320#define CONFIG_SYS_64BIT_VSPRINTF 1
321#define CONFIG_SYS_64BIT_STRTOUL 1
322
323
324
325
326#define CONFIG_FSL_I2C
327#define CONFIG_HARD_I2C
328#undef CONFIG_SOFT_I2C
329#define CONFIG_SYS_I2C_SPEED 400000
330#define CONFIG_SYS_I2C_SLAVE 0x7F
331#define CONFIG_SYS_I2C_NOPROBES {0x69}
332#define CONFIG_SYS_I2C_OFFSET 0x3000
333
334
335#define CONFIG_ID_EEPROM
336#define CONFIG_SYS_I2C_EEPROM_CCID
337#define CONFIG_SYS_ID_EEPROM
338#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
339#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
340
341
342
343
344
345#define CONFIG_SYS_PCI_VIRT 0x80000000
346#define CONFIG_SYS_PCI_PHYS 0x80000000
347
348#define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000
349#define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
350#define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000
351#define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000
352#define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000
353#define CONFIG_SYS_PCI1_IO_BUS 0x00000000
354#define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000
355#define CONFIG_SYS_PCI1_IO_SIZE 0x00100000
356
357#ifdef CONFIG_PCI2
358#define CONFIG_SYS_PCI2_MEM_VIRT 0xa0000000
359#define CONFIG_SYS_PCI2_MEM_BUS 0xa0000000
360#define CONFIG_SYS_PCI2_MEM_PHYS 0xa0000000
361#define CONFIG_SYS_PCI2_MEM_SIZE 0x20000000
362#define CONFIG_SYS_PCI2_IO_VIRT 0xe2800000
363#define CONFIG_SYS_PCI2_IO_BUS 0x00000000
364#define CONFIG_SYS_PCI2_IO_PHYS 0xe2800000
365#define CONFIG_SYS_PCI2_IO_SIZE 0x00100000
366#endif
367
368#ifdef CONFIG_PCIE1
369#define CONFIG_SYS_PCIE1_MEM_VIRT 0xa0000000
370#define CONFIG_SYS_PCIE1_MEM_BUS 0xa0000000
371#define CONFIG_SYS_PCIE1_MEM_PHYS 0xa0000000
372#define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000
373#define CONFIG_SYS_PCIE1_IO_VIRT 0xe3000000
374#define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
375#define CONFIG_SYS_PCIE1_IO_PHYS 0xe3000000
376#define CONFIG_SYS_PCIE1_IO_SIZE 0x00100000
377#endif
378
379#ifdef CONFIG_RIO
380
381
382
383#define CONFIG_SYS_RIO_MEM_VIRT 0xC0000000
384#define CONFIG_SYS_RIO_MEM_BUS 0xC0000000
385#define CONFIG_SYS_RIO_MEM_SIZE 0x20000000
386#endif
387
388#ifdef CONFIG_LEGACY
389#define BRIDGE_ID 17
390#define VIA_ID 2
391#else
392#define BRIDGE_ID 28
393#define VIA_ID 4
394#endif
395
396#if defined(CONFIG_PCI)
397
398#define CONFIG_NET_MULTI
399#define CONFIG_PCI_PNP
400
401#undef CONFIG_EEPRO100
402#undef CONFIG_TULIP
403
404#undef CONFIG_PCI_SCAN_SHOW
405
406#endif
407
408
409#if defined(CONFIG_TSEC_ENET)
410
411#ifndef CONFIG_NET_MULTI
412#define CONFIG_NET_MULTI 1
413#endif
414
415#define CONFIG_MII 1
416#define CONFIG_TSEC1 1
417#define CONFIG_TSEC1_NAME "eTSEC0"
418#define CONFIG_TSEC2 1
419#define CONFIG_TSEC2_NAME "eTSEC1"
420#define CONFIG_TSEC3 1
421#define CONFIG_TSEC3_NAME "eTSEC2"
422#define CONFIG_TSEC4
423#define CONFIG_TSEC4_NAME "eTSEC3"
424#undef CONFIG_MPC85XX_FEC
425
426#define TSEC1_PHY_ADDR 0
427#define TSEC2_PHY_ADDR 1
428#define TSEC3_PHY_ADDR 2
429#define TSEC4_PHY_ADDR 3
430
431#define TSEC1_PHYIDX 0
432#define TSEC2_PHYIDX 0
433#define TSEC3_PHYIDX 0
434#define TSEC4_PHYIDX 0
435#define TSEC1_FLAGS TSEC_GIGABIT
436#define TSEC2_FLAGS TSEC_GIGABIT
437#define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
438#define TSEC4_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
439
440
441#define CONFIG_ETHPRIME "eTSEC0"
442#define CONFIG_PHY_GIGE 1
443#endif
444
445
446
447
448#define CONFIG_ENV_IS_IN_FLASH 1
449#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000)
450#define CONFIG_ENV_SECT_SIZE 0x40000
451#define CONFIG_ENV_SIZE 0x2000
452
453#define CONFIG_LOADS_ECHO 1
454#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
455
456
457
458
459#define CONFIG_BOOTP_BOOTFILESIZE
460#define CONFIG_BOOTP_BOOTPATH
461#define CONFIG_BOOTP_GATEWAY
462#define CONFIG_BOOTP_HOSTNAME
463
464
465
466
467
468#include <config_cmd_default.h>
469
470#define CONFIG_CMD_PING
471#define CONFIG_CMD_I2C
472#define CONFIG_CMD_MII
473#define CONFIG_CMD_ELF
474#define CONFIG_CMD_IRQ
475#define CONFIG_CMD_SETEXPR
476
477#if defined(CONFIG_PCI)
478 #define CONFIG_CMD_PCI
479#endif
480
481
482#undef CONFIG_WATCHDOG
483
484
485
486
487#define CONFIG_SYS_LONGHELP
488#define CONFIG_CMDLINE_EDITING
489#define CONFIG_SYS_LOAD_ADDR 0x2000000
490#define CONFIG_SYS_PROMPT "=> "
491#if defined(CONFIG_CMD_KGDB)
492#define CONFIG_SYS_CBSIZE 1024
493#else
494#define CONFIG_SYS_CBSIZE 256
495#endif
496#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
497#define CONFIG_SYS_MAXARGS 16
498#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
499#define CONFIG_SYS_HZ 1000
500
501
502
503
504
505
506#define CONFIG_SYS_BOOTMAPSZ (8 << 20)
507
508
509
510
511
512
513#define BOOTFLAG_COLD 0x01
514#define BOOTFLAG_WARM 0x02
515
516#if defined(CONFIG_CMD_KGDB)
517#define CONFIG_KGDB_BAUDRATE 230400
518#define CONFIG_KGDB_SER_INDEX 2
519#endif
520
521
522
523
524
525
526#if defined(CONFIG_TSEC_ENET)
527#define CONFIG_HAS_ETH0
528#define CONFIG_ETHADDR 00:E0:0C:00:00:FD
529#define CONFIG_HAS_ETH1
530#define CONFIG_ETH1ADDR 00:E0:0C:00:01:FD
531#define CONFIG_HAS_ETH2
532#define CONFIG_ETH2ADDR 00:E0:0C:00:02:FD
533#define CONFIG_HAS_ETH3
534#define CONFIG_ETH3ADDR 00:E0:0C:00:03:FD
535#endif
536
537#define CONFIG_IPADDR 192.168.1.253
538
539#define CONFIG_HOSTNAME unknown
540#define CONFIG_ROOTPATH /nfsroot
541#define CONFIG_BOOTFILE 8548cds/uImage.uboot
542#define CONFIG_UBOOTPATH 8548cds/u-boot.bin
543
544#define CONFIG_SERVERIP 192.168.1.1
545#define CONFIG_GATEWAYIP 192.168.1.1
546#define CONFIG_NETMASK 255.255.255.0
547
548#define CONFIG_LOADADDR 1000000
549
550#define CONFIG_BOOTDELAY 10
551#undef CONFIG_BOOTARGS
552
553#define CONFIG_BAUDRATE 115200
554
555#define CONFIG_EXTRA_ENV_SETTINGS \
556 "netdev=eth0\0" \
557 "uboot=" MK_STR(CONFIG_UBOOTPATH) "\0" \
558 "tftpflash=tftpboot $loadaddr $uboot; " \
559 "protect off " MK_STR(TEXT_BASE) " +$filesize; " \
560 "erase " MK_STR(TEXT_BASE) " +$filesize; " \
561 "cp.b $loadaddr " MK_STR(TEXT_BASE) " $filesize; " \
562 "protect on " MK_STR(TEXT_BASE) " +$filesize; " \
563 "cmp.b $loadaddr " MK_STR(TEXT_BASE) " $filesize\0" \
564 "consoledev=ttyS1\0" \
565 "ramdiskaddr=2000000\0" \
566 "ramdiskfile=ramdisk.uboot\0" \
567 "fdtaddr=c00000\0" \
568 "fdtfile=mpc8548cds.dtb\0"
569
570#define CONFIG_NFSBOOTCOMMAND \
571 "setenv bootargs root=/dev/nfs rw " \
572 "nfsroot=$serverip:$rootpath " \
573 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
574 "console=$consoledev,$baudrate $othbootargs;" \
575 "tftp $loadaddr $bootfile;" \
576 "tftp $fdtaddr $fdtfile;" \
577 "bootm $loadaddr - $fdtaddr"
578
579
580#define CONFIG_RAMBOOTCOMMAND \
581 "setenv bootargs root=/dev/ram rw " \
582 "console=$consoledev,$baudrate $othbootargs;" \
583 "tftp $ramdiskaddr $ramdiskfile;" \
584 "tftp $loadaddr $bootfile;" \
585 "tftp $fdtaddr $fdtfile;" \
586 "bootm $loadaddr $ramdiskaddr $fdtaddr"
587
588#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
589
590#endif
591