1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34#ifndef __CONFIG_H
35#define __CONFIG_H
36
37
38#define CONFIG_BOOKE 1
39#define CONFIG_E500 1
40#define CONFIG_MPC85xx 1
41#define CONFIG_MPC8540 1
42#define CONFIG_PM854 1
43
44#define CONFIG_PCI
45#define CONFIG_TSEC_ENET
46#define CONFIG_ENV_OVERWRITE
47
48#define CONFIG_FSL_LAW 1
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64#ifndef CONFIG_SYS_CLK_FREQ
65#define CONFIG_SYS_CLK_FREQ 66000000
66#endif
67
68
69
70
71
72#define CONFIG_L2_CACHE
73#define CONFIG_BTB
74
75#define CONFIG_BOARD_EARLY_INIT_F 1
76
77#undef CONFIG_SYS_DRAM_TEST
78#define CONFIG_SYS_MEMTEST_START 0x00200000
79#define CONFIG_SYS_MEMTEST_END 0x00400000
80
81
82
83
84
85
86#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
87#define CONFIG_SYS_CCSRBAR 0xe0000000
88#define CONFIG_SYS_CCSRBAR_PHYS CONFIG_SYS_CCSRBAR
89#define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR
90
91
92
93#define CONFIG_FSL_DDR1
94#undef CONFIG_FSL_DDR_INTERACTIVE
95#undef CONFIG_SPD_EEPROM
96#undef CONFIG_DDR_SPD
97#define CONFIG_DDR_DLL
98#define CONFIG_DDR_ECC
99#define CONFIG_FSL_DMA
100
101#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
102
103#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
104#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
105#define CONFIG_VERY_BIG_RAM
106
107#define CONFIG_NUM_DDR_CONTROLLERS 1
108#define CONFIG_DIMM_SLOTS_PER_CTLR 1
109#define CONFIG_CHIP_SELECTS_PER_CTRL 2
110
111
112#define SPD_EEPROM_ADDRESS 0x58
113
114
115#define CONFIG_SYS_SDRAM_SIZE 256
116#define CONFIG_SYS_DDR_CS0_BNDS 0x0000000f
117#define CONFIG_SYS_DDR_CS0_CONFIG 0x80000102
118#define CONFIG_SYS_DDR_TIMING_1 0x47444321
119#define CONFIG_SYS_DDR_TIMING_2 0x00000800
120#define CONFIG_SYS_DDR_CONTROL 0xc2008000
121#define CONFIG_SYS_DDR_MODE 0x00000062
122#define CONFIG_SYS_DDR_INTERVAL 0x045b0100
123
124
125
126
127#define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000
128#define CONFIG_SYS_LBC_SDRAM_SIZE 0
129
130#define CONFIG_SYS_FLASH_BASE 0xfe000000
131#define CONFIG_SYS_BR0_PRELIM 0xfe001801
132
133#define CONFIG_SYS_OR0_PRELIM 0xfe006f67
134#define CONFIG_SYS_MAX_FLASH_BANKS 1
135#define CONFIG_SYS_MAX_FLASH_SECT 128
136#undef CONFIG_SYS_FLASH_CHECKSUM
137#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
138#define CONFIG_SYS_FLASH_WRITE_TOUT 500
139
140#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
141
142
143#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
144#define CONFIG_SYS_RAMBOOT
145#else
146#undef CONFIG_SYS_RAMBOOT
147#endif
148
149#define CONFIG_FLASH_CFI_DRIVER
150#define CONFIG_SYS_FLASH_CFI
151#define CONFIG_SYS_FLASH_EMPTY_INFO
152
153#undef CONFIG_CLOCKS_IN_MHZ
154
155
156
157
158#define CONFIG_SYS_LBC_LCRR 0x00030004
159#define CONFIG_SYS_LBC_LBCR 0x00000000
160#define CONFIG_SYS_LBC_LSRT 0x20000000
161#define CONFIG_SYS_LBC_MRTPR 0x20000000
162
163
164#define CONFIG_SYS_INIT_RAM_LOCK 1
165#define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000
166#define CONFIG_SYS_INIT_RAM_END 0x4000
167
168#define CONFIG_SYS_GBL_DATA_SIZE 128
169#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
170#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
171
172#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
173#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
174
175
176#define CONFIG_CONS_INDEX 1
177#undef CONFIG_SERIAL_SOFTWARE_FIFO
178#define CONFIG_SYS_NS16550
179#define CONFIG_SYS_NS16550_SERIAL
180#define CONFIG_SYS_NS16550_REG_SIZE 1
181#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
182
183#define CONFIG_SYS_BAUDRATE_TABLE \
184 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
185
186#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
187#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
188
189
190#define CONFIG_SYS_HUSH_PARSER
191#ifdef CONFIG_SYS_HUSH_PARSER
192#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
193#endif
194
195
196
197
198#define CONFIG_FSL_I2C
199#define CONFIG_HARD_I2C
200#undef CONFIG_SOFT_I2C
201#define CONFIG_SYS_I2C_SPEED 400000
202#define CONFIG_SYS_I2C_SLAVE 0x7F
203#define CONFIG_SYS_I2C_NOPROBES {0x69}
204#define CONFIG_SYS_I2C_OFFSET 0x3000
205
206
207
208
209#define CONFIG_SYS_I2C_EEPROM_ADDR 0x58
210#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
211#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4
212#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
213
214
215
216
217#define CONFIG_RTC_PCF8563
218#define CONFIG_SYS_I2C_RTC_ADDR 0x51
219
220
221#define CONFIG_SYS_RIO_MEM_BASE 0xc0000000
222#define CONFIG_SYS_RIO_MEM_PHYS CONFIG_SYS_RIO_MEM_BASE
223#define CONFIG_SYS_RIO_MEM_SIZE 0x20000000
224
225
226
227
228
229#define CONFIG_SYS_PCI1_MEM_BASE 0x80000000
230#define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE
231#define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000
232#define CONFIG_SYS_PCI1_IO_BASE 0xe2000000
233#define CONFIG_SYS_PCI1_IO_PHYS CONFIG_SYS_PCI1_IO_BASE
234#define CONFIG_SYS_PCI1_IO_SIZE 0x1000000
235
236#if defined(CONFIG_PCI)
237
238#define CONFIG_NET_MULTI
239#define CONFIG_PCI_PNP
240
241#define CONFIG_EEPRO100
242#define CONFIG_E1000
243#undef CONFIG_TULIP
244
245#if !defined(CONFIG_PCI_PNP)
246 #define PCI_ENET0_IOADDR 0xe0000000
247 #define PCI_ENET0_MEMADDR 0xe0000000
248 #define PCI_IDSEL_NUMBER 0x0c
249#endif
250
251#undef CONFIG_PCI_SCAN_SHOW
252#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057
253
254#endif
255
256
257#if defined(CONFIG_TSEC_ENET)
258
259#ifndef CONFIG_NET_MULTI
260#define CONFIG_NET_MULTI 1
261#endif
262
263#define CONFIG_MII 1
264#define CONFIG_TSEC1 1
265#define CONFIG_TSEC1_NAME "TSEC0"
266#define CONFIG_TSEC2 1
267#define CONFIG_TSEC2_NAME "TSEC1"
268#define TSEC1_PHY_ADDR 0
269#define TSEC2_PHY_ADDR 1
270#define TSEC1_PHYIDX 0
271#define TSEC2_PHYIDX 0
272#define TSEC1_FLAGS TSEC_GIGABIT
273#define TSEC2_FLAGS TSEC_GIGABIT
274
275#define CONFIG_MPC85XX_FEC 1
276#define CONFIG_MPC85XX_FEC_NAME "FEC"
277#define FEC_PHY_ADDR 3
278#define FEC_PHYIDX 0
279#define FEC_FLAGS 0
280
281
282#define CONFIG_ETHPRIME "TSEC0"
283
284#define CONFIG_HAS_ETH0
285#define CONFIG_HAS_ETH1 1
286#define CONFIG_HAS_ETH2 1
287
288#endif
289
290
291
292
293
294#ifndef CONFIG_SYS_RAMBOOT
295 #define CONFIG_ENV_IS_IN_FLASH 1
296 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x80000)
297 #define CONFIG_ENV_SECT_SIZE 0x40000
298 #define CONFIG_ENV_SIZE 0x2000
299#else
300 #define CONFIG_SYS_NO_FLASH 1
301 #define CONFIG_ENV_IS_NOWHERE 1
302 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000)
303 #define CONFIG_ENV_SIZE 0x2000
304#endif
305
306#define CONFIG_LOADS_ECHO 1
307#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
308
309
310
311
312
313#define CONFIG_BOOTP_BOOTFILESIZE
314#define CONFIG_BOOTP_BOOTPATH
315#define CONFIG_BOOTP_GATEWAY
316#define CONFIG_BOOTP_HOSTNAME
317
318
319
320
321
322#include <config_cmd_default.h>
323
324#define CONFIG_CMD_PING
325#define CONFIG_CMD_I2C
326#define CONFIG_CMD_MII
327#define CONFIG_CMD_DATE
328#define CONFIG_CMD_EEPROM
329
330#if defined(CONFIG_PCI)
331 #define CONFIG_CMD_PCI
332#endif
333
334#if defined(CONFIG_SYS_RAMBOOT)
335 #undef CONFIG_CMD_SAVEENV
336 #undef CONFIG_CMD_LOADS
337#endif
338
339
340#undef CONFIG_WATCHDOG
341
342
343
344
345#define CONFIG_SYS_LONGHELP
346#define CONFIG_SYS_LOAD_ADDR 0x2000000
347#define CONFIG_SYS_PROMPT "=> "
348
349#if defined(CONFIG_CMD_KGDB)
350 #define CONFIG_SYS_CBSIZE 1024
351#else
352 #define CONFIG_SYS_CBSIZE 256
353#endif
354
355#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
356#define CONFIG_SYS_MAXARGS 16
357#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
358#define CONFIG_SYS_HZ 1000
359#define CONFIG_LOOPW
360
361
362
363
364
365
366#define CONFIG_SYS_BOOTMAPSZ (8 << 20)
367
368
369
370
371
372
373#define BOOTFLAG_COLD 0x01
374#define BOOTFLAG_WARM 0x02
375
376#if defined(CONFIG_CMD_KGDB)
377#define CONFIG_KGDB_BAUDRATE 230400
378#define CONFIG_KGDB_SER_INDEX 2
379#endif
380
381
382
383
384
385
386
387#if defined(CONFIG_TSEC_ENET)
388#define CONFIG_ETHADDR 00:40:42:01:00:00
389#define CONFIG_ETH1ADDR 00:40:42:01:00:01
390#define CONFIG_ETH2ADDR 00:40:42:01:00:02
391#endif
392
393
394#define CONFIG_ROOTPATH /opt/eldk/ppc_85xx
395#define CONFIG_BOOTFILE pm854/uImage
396
397#define CONFIG_HOSTNAME pm854
398#define CONFIG_IPADDR 192.168.0.103
399#define CONFIG_SERVERIP 192.168.0.64
400#define CONFIG_GATEWAYIP 192.168.0.1
401#define CONFIG_NETMASK 255.255.255.0
402
403#define CONFIG_LOADADDR 200000
404
405#define CONFIG_BOOTDELAY 5
406#undef CONFIG_BOOTARGS
407
408#define CONFIG_BAUDRATE 9600
409
410#define CONFIG_EXTRA_ENV_SETTINGS \
411 "netdev=eth0\0" \
412 "consoledev=ttyS0\0" \
413 "ramdiskaddr=400000\0" \
414 "ramdiskfile=pm854/uRamdisk\0"
415
416#define CONFIG_NFSBOOTCOMMAND \
417 "setenv bootargs root=/dev/nfs rw " \
418 "nfsroot=$serverip:$rootpath " \
419 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
420 "console=$consoledev,$baudrate $othbootargs;" \
421 "tftp $loadaddr $bootfile;" \
422 "bootm $loadaddr"
423
424#define CONFIG_RAMBOOTCOMMAND \
425 "setenv bootargs root=/dev/ram rw " \
426 "console=$consoledev,$baudrate $othbootargs;" \
427 "tftp $ramdiskaddr $ramdiskfile;" \
428 "tftp $loadaddr $bootfile;" \
429 "bootm $loadaddr $ramdiskaddr"
430
431#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
432
433#endif
434