1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30
31
32
33
34#define CONFIG_405EP 1
35#define CONFIG_4xx 1
36#define CONFIG_VOM405 1
37
38#define CONFIG_BOARD_EARLY_INIT_F 1
39#define CONFIG_MISC_INIT_R 1
40
41#define CONFIG_SYS_CLK_FREQ 33330000
42
43#define CONFIG_BAUDRATE 9600
44#define CONFIG_BOOTDELAY 3
45
46#undef CONFIG_BOOTARGS
47#undef CONFIG_BOOTCOMMAND
48
49#define CONFIG_PREBOOT
50
51#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
52
53#define CONFIG_NET_MULTI 1
54#undef CONFIG_HAS_ETH1
55
56#define CONFIG_PPC4xx_EMAC
57#define CONFIG_MII 1
58#define CONFIG_PHY_ADDR 0
59#define CONFIG_LXT971_NO_SLEEP 1
60#define CONFIG_RESET_PHY_R 1
61
62
63
64
65#define CONFIG_BOOTP_SUBNETMASK
66#define CONFIG_BOOTP_GATEWAY
67#define CONFIG_BOOTP_HOSTNAME
68#define CONFIG_BOOTP_BOOTPATH
69#define CONFIG_BOOTP_DNS
70#define CONFIG_BOOTP_DNS2
71#define CONFIG_BOOTP_SEND_HOSTNAME
72
73
74
75
76#include <config_cmd_default.h>
77
78#define CONFIG_CMD_DHCP
79#define CONFIG_CMD_BSP
80#define CONFIG_CMD_IRQ
81#define CONFIG_CMD_ELF
82#define CONFIG_CMD_I2C
83#define CONFIG_CMD_MII
84#define CONFIG_CMD_PING
85#define CONFIG_CMD_EEPROM
86
87#define CONFIG_OF_LIBFDT
88#define CONFIG_OF_BOARD_SETUP
89
90#undef CONFIG_WATCHDOG
91
92#define CONFIG_SDRAM_BANK0 1
93
94#undef CONFIG_PRAM
95
96
97
98
99#define CONFIG_SYS_LONGHELP
100#define CONFIG_SYS_PROMPT "=> "
101
102#undef CONFIG_SYS_HUSH_PARSER
103#ifdef CONFIG_SYS_HUSH_PARSER
104#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
105#endif
106
107#if defined(CONFIG_CMD_KGDB)
108#define CONFIG_SYS_CBSIZE 1024
109#else
110#define CONFIG_SYS_CBSIZE 256
111#endif
112#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
113#define CONFIG_SYS_MAXARGS 16
114#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
115
116#define CONFIG_SYS_DEVICE_NULLDEV 1
117
118#define CONFIG_SYS_CONSOLE_INFO_QUIET 1
119
120#define CONFIG_SYS_MEMTEST_START 0x0400000
121#define CONFIG_SYS_MEMTEST_END 0x0C00000
122
123#undef CONFIG_SYS_EXT_SERIAL_CLOCK
124#define CONFIG_SYS_BASE_BAUD 691200
125#undef CONFIG_UART1_CONSOLE
126
127
128#define CONFIG_SYS_BAUDRATE_TABLE \
129 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
130 57600, 115200, 230400, 460800, 921600 }
131
132#define CONFIG_SYS_LOAD_ADDR 0x100000
133#define CONFIG_SYS_EXTBDINFO 1
134
135#define CONFIG_SYS_HZ 1000
136
137#define CONFIG_CMDLINE_EDITING 1
138#define CONFIG_ZERO_BOOTDELAY_CHECK
139
140#define CONFIG_VERSION_VARIABLE 1
141
142#define CONFIG_SYS_RX_ETH_BUFFER 16
143
144
145
146
147
148
149#define CONFIG_SYS_BOOTMAPSZ (8 << 20)
150
151
152
153#define FLASH_BASE0_PRELIM 0xFFC00000
154
155#define CONFIG_SYS_MAX_FLASH_BANKS 1
156#define CONFIG_SYS_MAX_FLASH_SECT 256
157
158#define CONFIG_SYS_FLASH_ERASE_TOUT 120000
159#define CONFIG_SYS_FLASH_WRITE_TOUT 1000
160
161#define CONFIG_SYS_FLASH_WORD_SIZE unsigned short
162#define CONFIG_SYS_FLASH_ADDR0 0x5555
163#define CONFIG_SYS_FLASH_ADDR1 0x2AAA
164
165
166
167
168#define CONFIG_SYS_FLASH_READ0 0x0000
169#define CONFIG_SYS_FLASH_READ1 0x0001
170#define CONFIG_SYS_FLASH_READ2 0x0002
171
172#define CONFIG_SYS_FLASH_EMPTY_INFO
173
174
175
176
177
178
179#define CONFIG_SYS_SDRAM_BASE 0x00000000
180#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_MONITOR_BASE
181#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
182#define CONFIG_SYS_MONITOR_LEN (~(TEXT_BASE) + 1)
183#define CONFIG_SYS_MALLOC_LEN (256 * 1024)
184
185#if (CONFIG_SYS_MONITOR_BASE < FLASH_BASE0_PRELIM)
186# define CONFIG_SYS_RAMBOOT 1
187#else
188# undef CONFIG_SYS_RAMBOOT
189#endif
190
191
192
193
194#define CONFIG_ENV_IS_IN_EEPROM 1
195#define CONFIG_ENV_OFFSET 0x100
196#define CONFIG_ENV_SIZE 0x700
197
198
199#define CONFIG_SYS_NVRAM_BASE_ADDR 0xF0000500
200#define CONFIG_SYS_NVRAM_SIZE 242
201
202
203
204
205#define CONFIG_HARD_I2C
206#define CONFIG_SYS_I2C_SPEED 400000
207#define CONFIG_SYS_I2C_SLAVE 0x7F
208
209#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
210#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
211
212#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
213#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4
214
215
216#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
217
218
219
220
221#define CAN_BA 0xF0000000
222
223
224#define CONFIG_SYS_EBC_PB0AP 0x92015480
225#define CONFIG_SYS_EBC_PB0CR 0xFFC5A000
226
227
228#define CONFIG_SYS_EBC_PB2AP 0x010053C0
229#define CONFIG_SYS_EBC_PB2CR 0xF0018000
230
231
232
233
234#define CONFIG_SYS_XSVF_DEFAULT_ADDR 0xfffc0000
235
236
237#define CONFIG_SYS_FPGA_PRG 0x04000000
238#define CONFIG_SYS_FPGA_CLK 0x02000000
239#define CONFIG_SYS_FPGA_DATA 0x01000000
240#define CONFIG_SYS_FPGA_INIT 0x00010000
241#define CONFIG_SYS_FPGA_DONE 0x00008000
242
243
244
245
246
247#define CONFIG_SYS_TEMP_STACK_OCM 1
248
249
250#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
251#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
252#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR
253#define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE
254
255#define CONFIG_SYS_GBL_DATA_SIZE 128
256#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
257#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275#define CONFIG_SYS_GPIO0_OSRH 0x40000500
276#define CONFIG_SYS_GPIO0_OSRL 0x00000110
277#define CONFIG_SYS_GPIO0_ISR1H 0x00000000
278#define CONFIG_SYS_GPIO0_ISR1L 0x14000045
279#define CONFIG_SYS_GPIO0_TSRH 0x00000000
280#define CONFIG_SYS_GPIO0_TSRL 0x00000000
281#define CONFIG_SYS_GPIO0_TCR 0xF7FE0014
282
283
284
285
286
287
288#define BOOTFLAG_COLD 0x01
289#define BOOTFLAG_WARM 0x02
290
291
292
293
294
295#define PLLMR0_DEFAULT PLLMR0_133_66_66_33
296#define PLLMR1_DEFAULT PLLMR1_133_66_66_33
297
298#endif
299