1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34#ifndef __CONFIG_H
35#define __CONFIG_H
36
37
38#define CONFIG_BOOKE 1
39#define CONFIG_E500 1
40#define CONFIG_MPC85xx 1
41#define CONFIG_MPC8560 1
42#define CONFIG_CPM2 1
43#define CONFIG_PM856 1
44
45#define CONFIG_PCI
46#define CONFIG_TSEC_ENET
47#define CONFIG_ENV_OVERWRITE
48
49#define CONFIG_FSL_LAW 1
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65#ifndef CONFIG_SYS_CLK_FREQ
66#define CONFIG_SYS_CLK_FREQ 66000000
67#endif
68
69
70
71
72
73#define CONFIG_L2_CACHE
74#define CONFIG_BTB
75
76#define CONFIG_BOARD_EARLY_INIT_F 1
77
78#define CONFIG_SYS_INIT_DBCR DBCR_IDM
79
80#undef CONFIG_SYS_DRAM_TEST
81#define CONFIG_SYS_MEMTEST_START 0x00200000
82#define CONFIG_SYS_MEMTEST_END 0x00400000
83
84
85
86
87
88
89#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
90#define CONFIG_SYS_CCSRBAR 0xe0000000
91#define CONFIG_SYS_CCSRBAR_PHYS CONFIG_SYS_CCSRBAR
92#define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR
93
94
95#define CONFIG_FSL_DDR1
96#undef CONFIG_FSL_DDR_INTERACTIVE
97#undef CONFIG_SPD_EEPROM
98#undef CONFIG_DDR_SPD
99#define CONFIG_DDR_DLL
100#define CONFIG_DDR_ECC
101#define CONFIG_FSL_DMA
102
103#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
104
105#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
106#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
107#define CONFIG_VERY_BIG_RAM
108
109#define CONFIG_NUM_DDR_CONTROLLERS 1
110#define CONFIG_DIMM_SLOTS_PER_CTLR 1
111#define CONFIG_CHIP_SELECTS_PER_CTRL 2
112
113
114#define SPD_EEPROM_ADDRESS 0x58
115
116
117#define CONFIG_SYS_SDRAM_SIZE 256
118#define CONFIG_SYS_DDR_CS0_BNDS 0x0000000f
119#define CONFIG_SYS_DDR_CS0_CONFIG 0x80000102
120#define CONFIG_SYS_DDR_TIMING_1 0x47444321
121#define CONFIG_SYS_DDR_TIMING_2 0x00000800
122#define CONFIG_SYS_DDR_CONTROL 0xc2008000
123#define CONFIG_SYS_DDR_MODE 0x00000062
124#define CONFIG_SYS_DDR_INTERVAL 0x045b0100
125
126
127
128
129#define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000
130#define CONFIG_SYS_LBC_SDRAM_SIZE 0
131
132#define CONFIG_SYS_FLASH_BASE 0xfe000000
133#define CONFIG_SYS_BR0_PRELIM 0xfe001801
134
135#define CONFIG_SYS_OR0_PRELIM 0xfe006f67
136#define CONFIG_SYS_MAX_FLASH_BANKS 1
137#define CONFIG_SYS_MAX_FLASH_SECT 128
138#undef CONFIG_SYS_FLASH_CHECKSUM
139#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
140#define CONFIG_SYS_FLASH_WRITE_TOUT 500
141
142#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
143
144#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
145#define CONFIG_SYS_RAMBOOT
146#else
147#undef CONFIG_SYS_RAMBOOT
148#endif
149
150#define CONFIG_FLASH_CFI_DRIVER
151#define CONFIG_SYS_FLASH_CFI
152#define CONFIG_SYS_FLASH_EMPTY_INFO
153
154#undef CONFIG_CLOCKS_IN_MHZ
155
156
157
158
159
160
161#define CONFIG_SYS_LBC_LCRR 0x00030004
162#define CONFIG_SYS_LBC_LBCR 0x00000000
163#define CONFIG_SYS_LBC_LSRT 0x20000000
164#define CONFIG_SYS_LBC_MRTPR 0x20000000
165
166
167#define CONFIG_SYS_INIT_RAM_LOCK 1
168#define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000
169#define CONFIG_SYS_INIT_RAM_END 0x4000
170
171#define CONFIG_SYS_GBL_DATA_SIZE 128
172#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
173#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
174
175#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
176#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
177
178
179#define CONFIG_CONS_ON_SCC
180#undef CONFIG_CONS_NONE
181#define CONFIG_CONS_INDEX 1
182
183#define CONFIG_SYS_BAUDRATE_TABLE \
184 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
185
186
187#define CONFIG_SYS_HUSH_PARSER
188#ifdef CONFIG_SYS_HUSH_PARSER
189#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
190#endif
191
192
193
194
195#define CONFIG_FSL_I2C
196#define CONFIG_HARD_I2C
197#undef CONFIG_SOFT_I2C
198#define CONFIG_SYS_I2C_SPEED 400000
199#define CONFIG_SYS_I2C_SLAVE 0x7F
200#define CONFIG_SYS_I2C_NOPROBES {0x69}
201#define CONFIG_SYS_I2C_OFFSET 0x3000
202
203
204
205
206#define CONFIG_SYS_I2C_EEPROM_ADDR 0x58
207#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
208#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4
209#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
210
211
212
213
214#define CONFIG_RTC_PCF8563
215#define CONFIG_SYS_I2C_RTC_ADDR 0x51
216
217
218#define CONFIG_SYS_RIO_MEM_BASE 0xc0000000
219#define CONFIG_SYS_RIO_MEM_PHYS CONFIG_SYS_RIO_MEM_BASE
220#define CONFIG_SYS_RIO_MEM_SIZE 0x20000000
221
222
223
224
225
226#define CONFIG_SYS_PCI1_MEM_BASE 0x80000000
227#define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE
228#define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000
229#define CONFIG_SYS_PCI1_IO_BASE 0xe2000000
230#define CONFIG_SYS_PCI1_IO_PHYS CONFIG_SYS_PCI1_IO_BASE
231#define CONFIG_SYS_PCI1_IO_SIZE 0x1000000
232
233#if defined(CONFIG_PCI)
234
235#define CONFIG_NET_MULTI
236#define CONFIG_PCI_PNP
237
238#undef CONFIG_EEPRO100
239#undef CONFIG_TULIP
240
241#if !defined(CONFIG_PCI_PNP)
242 #define PCI_ENET0_IOADDR 0xe0000000
243 #define PCI_ENET0_MEMADDR 0xe0000000
244 #define PCI_IDSEL_NUMBER 0x0c
245#endif
246
247#undef CONFIG_PCI_SCAN_SHOW
248#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057
249
250#endif
251
252
253#if defined(CONFIG_TSEC_ENET)
254
255#ifndef CONFIG_NET_MULTI
256#define CONFIG_NET_MULTI 1
257#endif
258
259#define CONFIG_MII 1
260#define CONFIG_TSEC1 1
261#define CONFIG_TSEC1_NAME "TSEC0"
262#define CONFIG_TSEC2 1
263#define CONFIG_TSEC2_NAME "TSEC1"
264#define TSEC1_PHY_ADDR 0
265#define TSEC2_PHY_ADDR 1
266#define TSEC1_PHYIDX 0
267#define TSEC2_PHYIDX 0
268#define TSEC1_FLAGS TSEC_GIGABIT
269#define TSEC2_FLAGS TSEC_GIGABIT
270
271#endif
272
273#define CONFIG_ETHPRIME "TSEC0"
274
275#define CONFIG_ETHER_ON_FCC
276#undef CONFIG_ETHER_NONE
277
278
279
280
281
282
283
284
285#define CONFIG_ETHER_ON_FCC3
286#define CONFIG_SYS_CMXFCR_MASK3 (CMXFCR_FC3 | CMXFCR_RF3CS_MSK | CMXFCR_TF3CS_MSK)
287#define CONFIG_SYS_CMXFCR_VALUE3 (CMXFCR_RF3CS_CLK15 | CMXFCR_TF3CS_CLK14)
288#define CONFIG_SYS_CPMFCR_RAMTYPE 0
289#define CONFIG_SYS_FCC_PSMR (FCC_PSMR_FDE)
290
291
292
293
294#ifndef CONFIG_SYS_RAMBOOT
295 #define CONFIG_ENV_IS_IN_FLASH 1
296 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x80000)
297 #define CONFIG_ENV_SECT_SIZE 0x40000
298 #define CONFIG_ENV_SIZE 0x2000
299#else
300 #define CONFIG_SYS_NO_FLASH 1
301 #define CONFIG_ENV_IS_NOWHERE 1
302 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000)
303 #define CONFIG_ENV_SIZE 0x2000
304#endif
305
306#define CONFIG_LOADS_ECHO 1
307#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
308
309
310
311
312
313#define CONFIG_BOOTP_BOOTFILESIZE
314#define CONFIG_BOOTP_BOOTPATH
315#define CONFIG_BOOTP_GATEWAY
316#define CONFIG_BOOTP_HOSTNAME
317
318
319
320
321
322#include <config_cmd_default.h>
323
324#define CONFIG_CMD_PING
325#define CONFIG_CMD_I2C
326#define CONFIG_CMD_DATE
327#define CONFIG_CMD_EEPROM
328
329#if defined(CONFIG_PCI)
330 #define CONFIG_CMD_PCI
331#endif
332
333#if defined(CONFIG_SYS_RAMBOOT)
334 #undef CONFIG_CMD_SAVEENV
335 #undef CONFIG_CMD_LOADS
336#endif
337
338
339#undef CONFIG_WATCHDOG
340
341
342
343
344#define CONFIG_SYS_LONGHELP
345#define CONFIG_SYS_LOAD_ADDR 0x1000000
346#define CONFIG_SYS_PROMPT "=> "
347
348#if defined(CONFIG_CMD_KGDB)
349 #define CONFIG_SYS_CBSIZE 1024
350#else
351 #define CONFIG_SYS_CBSIZE 256
352#endif
353
354#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
355#define CONFIG_SYS_MAXARGS 16
356#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
357#define CONFIG_SYS_HZ 1000
358#define CONFIG_LOOPW
359
360
361
362
363
364
365#define CONFIG_SYS_BOOTMAPSZ (8 << 20)
366
367
368
369
370
371
372#define BOOTFLAG_COLD 0x01
373#define BOOTFLAG_WARM 0x02
374
375#if defined(CONFIG_CMD_KGDB)
376#define CONFIG_KGDB_BAUDRATE 230400
377#define CONFIG_KGDB_SER_INDEX 2
378#endif
379
380
381
382
383
384
385
386#if defined(CONFIG_TSEC_ENET) || defined(CONFIG_ETHER_ON_FCC)
387#define CONFIG_HAS_ETH0
388#define CONFIG_ETHADDR 00:40:42:01:00:00
389#define CONFIG_HAS_ETH1
390#define CONFIG_ETH1ADDR 00:40:42:01:00:01
391#define CONFIG_HAS_ETH2
392#define CONFIG_ETH2ADDR 00:40:42:01:00:02
393#endif
394
395
396#define CONFIG_ROOTPATH /opt/eldk/ppc_85xx
397#define CONFIG_BOOTFILE pm856/uImage
398
399#define CONFIG_HOSTNAME pm856
400#define CONFIG_IPADDR 192.168.0.103
401#define CONFIG_SERVERIP 192.168.0.64
402#define CONFIG_GATEWAYIP 192.168.0.1
403#define CONFIG_NETMASK 255.255.255.0
404
405#define CONFIG_LOADADDR 200000
406
407#define CONFIG_BOOTDELAY 5
408#undef CONFIG_BOOTARGS
409
410#define CONFIG_BAUDRATE 9600
411
412#define CONFIG_EXTRA_ENV_SETTINGS \
413 "netdev=eth0\0" \
414 "consoledev=ttyS0\0" \
415 "ramdiskaddr=400000\0" \
416 "ramdiskfile=pm856/uRamdisk\0"
417
418#define CONFIG_NFSBOOTCOMMAND \
419 "setenv bootargs root=/dev/nfs rw " \
420 "nfsroot=$serverip:$rootpath " \
421 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
422 "console=$consoledev,$baudrate $othbootargs;" \
423 "tftp $loadaddr $bootfile;" \
424 "bootm $loadaddr"
425
426#define CONFIG_RAMBOOTCOMMAND \
427 "setenv bootargs root=/dev/ram rw " \
428 "console=$consoledev,$baudrate $othbootargs;" \
429 "tftp $ramdiskaddr $ramdiskfile;" \
430 "tftp $loadaddr $bootfile;" \
431 "bootm $loadaddr $ramdiskaddr"
432
433#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
434
435#endif
436