1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22#ifndef __CONFIG_H
23#define __CONFIG_H
24
25
26
27
28#define CONFIG_E300 1
29#define CONFIG_QE 1
30#define CONFIG_MPC83xx 1
31#define CONFIG_MPC8360 1
32#define CONFIG_MPC8360EMDS 1
33#undef CONFIG_PQ_MDS_PIB
34#undef CONFIG_PQ_MDS_PIB_ATM
35
36
37
38
39#ifdef CONFIG_PCISLAVE
40#define CONFIG_83XX_PCICLK 66000000
41#else
42#define CONFIG_83XX_CLKIN 66000000
43#endif
44
45#ifndef CONFIG_SYS_CLK_FREQ
46#define CONFIG_SYS_CLK_FREQ 66000000
47#endif
48
49
50
51
52#define CONFIG_SYS_HRCW_LOW (\
53 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
54 HRCWL_DDR_TO_SCB_CLK_1X1 |\
55 HRCWL_CSB_TO_CLKIN_4X1 |\
56 HRCWL_VCO_1X2 |\
57 HRCWL_CE_PLL_VCO_DIV_4 |\
58 HRCWL_CE_PLL_DIV_1X1 |\
59 HRCWL_CE_TO_PLL_1X6 |\
60 HRCWL_CORE_TO_CSB_2X1)
61
62#ifdef CONFIG_PCISLAVE
63#define CONFIG_SYS_HRCW_HIGH (\
64 HRCWH_PCI_AGENT |\
65 HRCWH_PCI1_ARBITER_DISABLE |\
66 HRCWH_PCICKDRV_DISABLE |\
67 HRCWH_CORE_ENABLE |\
68 HRCWH_FROM_0XFFF00100 |\
69 HRCWH_BOOTSEQ_DISABLE |\
70 HRCWH_SW_WATCHDOG_DISABLE |\
71 HRCWH_ROM_LOC_LOCAL_16BIT)
72#else
73#define CONFIG_SYS_HRCW_HIGH (\
74 HRCWH_PCI_HOST |\
75 HRCWH_PCI1_ARBITER_ENABLE |\
76 HRCWH_PCICKDRV_ENABLE |\
77 HRCWH_CORE_ENABLE |\
78 HRCWH_FROM_0X00000100 |\
79 HRCWH_BOOTSEQ_DISABLE |\
80 HRCWH_SW_WATCHDOG_DISABLE |\
81 HRCWH_ROM_LOC_LOCAL_16BIT)
82#endif
83
84
85
86
87#define CONFIG_SYS_SICRH 0x00000000
88#define CONFIG_SYS_SICRL 0x40000000
89
90#define CONFIG_BOARD_EARLY_INIT_F
91#define CONFIG_BOARD_EARLY_INIT_R
92
93
94
95
96#define CONFIG_SYS_IMMR 0xE0000000
97
98
99
100
101#define CONFIG_SYS_DDR_BASE 0x00000000
102#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE
103#define CONFIG_SYS_SDRAM_BASE2 (CONFIG_SYS_SDRAM_BASE + 0x10000000)
104#define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE
105#define CONFIG_SYS_DDR_SDRAM_CLK_CNTL (DDR_SDRAM_CLK_CNTL_SS_EN | \
106 DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05)
107
108#define CONFIG_SYS_83XX_DDR_USES_CS0
109
110#define CONFIG_DDR_ECC
111#define CONFIG_DDR_ECC_CMD
112
113
114
115
116#define CONFIG_SYS_DDRCDR_VALUE 0x80080001
117
118#define CONFIG_SPD_EEPROM
119#if defined(CONFIG_SPD_EEPROM)
120
121
122
123#define SPD_EEPROM_ADDRESS 0x52
124#else
125
126
127
128#define CONFIG_SYS_DDR_SIZE 256
129#if defined(CONFIG_DDR_II)
130#define CONFIG_SYS_DDRCDR 0x80080001
131#define CONFIG_SYS_DDR_CS0_BNDS 0x0000000f
132#define CONFIG_SYS_DDR_CS0_CONFIG 0x80330102
133#define CONFIG_SYS_DDR_TIMING_0 0x00220802
134#define CONFIG_SYS_DDR_TIMING_1 0x38357322
135#define CONFIG_SYS_DDR_TIMING_2 0x2f9048c8
136#define CONFIG_SYS_DDR_TIMING_3 0x00000000
137#define CONFIG_SYS_DDR_CLK_CNTL 0x02000000
138#define CONFIG_SYS_DDR_MODE 0x47d00432
139#define CONFIG_SYS_DDR_MODE2 0x8000c000
140#define CONFIG_SYS_DDR_INTERVAL 0x03cf0080
141#define CONFIG_SYS_DDR_SDRAM_CFG 0x43000000
142#define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000
143#else
144#define CONFIG_SYS_DDR_CONFIG (CSCONFIG_EN | CSCONFIG_ROW_BIT_13 | CSCONFIG_COL_BIT_9)
145#define CONFIG_SYS_DDR_TIMING_1 0x37344321
146#define CONFIG_SYS_DDR_TIMING_2 0x00000800
147#define CONFIG_SYS_DDR_CONTROL 0x42008000
148#define CONFIG_SYS_DDR_MODE 0x20000162
149#define CONFIG_SYS_DDR_INTERVAL 0x045b0100
150#endif
151#endif
152
153
154
155
156#undef CONFIG_SYS_DRAM_TEST
157#define CONFIG_SYS_MEMTEST_START 0x00000000
158#define CONFIG_SYS_MEMTEST_END 0x00100000
159
160
161
162
163
164#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
165
166#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
167#define CONFIG_SYS_RAMBOOT
168#else
169#undef CONFIG_SYS_RAMBOOT
170#endif
171
172
173#define CONFIG_SYS_MONITOR_LEN (384 * 1024)
174#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
175
176
177
178
179#define CONFIG_SYS_INIT_RAM_LOCK 1
180#define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000
181#define CONFIG_SYS_INIT_RAM_END 0x1000
182#define CONFIG_SYS_GBL_DATA_SIZE 0x100
183#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
184
185
186
187
188#define CONFIG_SYS_LCRR_DBYP LCRR_DBYP
189#define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_4
190#define CONFIG_SYS_LBC_LBCR 0x00000000
191
192
193
194
195#define CONFIG_SYS_FLASH_CFI
196#define CONFIG_FLASH_CFI_DRIVER
197#define CONFIG_SYS_FLASH_BASE 0xFE000000
198#define CONFIG_SYS_FLASH_SIZE 32
199#define CONFIG_SYS_FLASH_PROTECTION 1
200#define CONFIG_FLASH_SHOW_PROGRESS 45
201
202#define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE
203#define CONFIG_SYS_LBLAWAR0_PRELIM 0x80000018
204
205#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
206 (2 << BR_PS_SHIFT) | \
207 BR_V)
208#define CONFIG_SYS_OR0_PRELIM ((~(CONFIG_SYS_FLASH_SIZE - 1) << 20) | OR_UPM_XAM | \
209 OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | \
210 OR_GPCM_TRLX | OR_GPCM_EHTR | OR_GPCM_EAD)
211
212#define CONFIG_SYS_MAX_FLASH_BANKS 1
213#define CONFIG_SYS_MAX_FLASH_SECT 256
214
215#undef CONFIG_SYS_FLASH_CHECKSUM
216
217
218
219
220#define CONFIG_SYS_BCSR 0xF8000000
221#define CONFIG_SYS_LBLAWBAR1_PRELIM CONFIG_SYS_BCSR
222#define CONFIG_SYS_LBLAWAR1_PRELIM 0x8000000F
223
224#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_BCSR|0x00000801)
225#define CONFIG_SYS_OR1_PRELIM 0xFFFFE9f7
226
227
228
229
230#define CONFIG_SYS_LBC_SDRAM_BASE 0xF0000000
231#define CONFIG_SYS_LBC_SDRAM_SIZE 64
232
233#define CONFIG_SYS_LB_SDRAM
234
235#ifdef CONFIG_SYS_LB_SDRAM
236#define CONFIG_SYS_LBLAWBAR2 0
237#define CONFIG_SYS_LBLAWAR2 0x80000019
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254#define CONFIG_SYS_BR2 0x00001861
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270#define CONFIG_SYS_OR2 0xfc006901
271
272#define CONFIG_SYS_LBC_LSRT 0x32000000
273#define CONFIG_SYS_LBC_MRTPR 0x20000000
274
275#define CONFIG_SYS_LBC_LSDMR_COMMON 0x0063b723
276
277
278
279
280#define CONFIG_SYS_LBC_LSDMR_1 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_PCHALL)
281#define CONFIG_SYS_LBC_LSDMR_2 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_ARFRSH)
282#define CONFIG_SYS_LBC_LSDMR_3 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_ARFRSH)
283#define CONFIG_SYS_LBC_LSDMR_4 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_MRW)
284#define CONFIG_SYS_LBC_LSDMR_5 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_NORMAL)
285
286#endif
287
288
289
290
291#define CONFIG_SYS_LBLAWBAR3_PRELIM 0xf8010000
292#define CONFIG_SYS_LBLAWAR3_PRELIM 0x8000000e
293
294
295
296
297#define CONFIG_SYS_BR4_PRELIM 0xf8010801
298#define CONFIG_SYS_OR4_PRELIM 0xffffe9f7
299
300
301
302
303#define CONFIG_SYS_BR5_PRELIM 0xf8008801
304#define CONFIG_SYS_OR5_PRELIM 0xffffe9f7
305
306
307
308
309#define CONFIG_CONS_INDEX 1
310#undef CONFIG_SERIAL_SOFTWARE_FIFO
311#define CONFIG_SYS_NS16550
312#define CONFIG_SYS_NS16550_SERIAL
313#define CONFIG_SYS_NS16550_REG_SIZE 1
314#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
315
316#define CONFIG_SYS_BAUDRATE_TABLE \
317 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
318
319#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500)
320#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600)
321
322#define CONFIG_CMDLINE_EDITING 1
323#define CONFIG_AUTO_COMPLETE
324
325#define CONFIG_SYS_HUSH_PARSER
326#ifdef CONFIG_SYS_HUSH_PARSER
327#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
328#endif
329
330
331#define CONFIG_OF_LIBFDT 1
332#define CONFIG_OF_BOARD_SETUP 1
333#define CONFIG_OF_STDOUT_VIA_ALIAS 1
334
335
336#define CONFIG_HARD_I2C
337#undef CONFIG_SOFT_I2C
338#define CONFIG_FSL_I2C
339#define CONFIG_SYS_I2C_SPEED 400000
340#define CONFIG_SYS_I2C_SLAVE 0x7F
341#define CONFIG_SYS_I2C_NOPROBES {0x52}
342#define CONFIG_SYS_I2C_OFFSET 0x3000
343#define CONFIG_SYS_I2C2_OFFSET 0x3100
344
345
346
347
348#define CONFIG_RTC_DS1374
349#define CONFIG_SYS_I2C_RTC_ADDR 0x68
350
351
352
353
354
355#define CONFIG_SYS_PCI1_MEM_BASE 0x80000000
356#define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE
357#define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000
358#define CONFIG_SYS_PCI1_MMIO_BASE 0x90000000
359#define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE
360#define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000
361#define CONFIG_SYS_PCI1_IO_BASE 0x00000000
362#define CONFIG_SYS_PCI1_IO_PHYS 0xE0300000
363#define CONFIG_SYS_PCI1_IO_SIZE 0x100000
364
365#define CONFIG_SYS_PCI_SLV_MEM_LOCAL CONFIG_SYS_SDRAM_BASE
366#define CONFIG_SYS_PCI_SLV_MEM_BUS 0x00000000
367#define CONFIG_SYS_PCI_SLV_MEM_SIZE 0x80000000
368
369
370#ifdef CONFIG_PCI
371
372#define CONFIG_NET_MULTI
373#define CONFIG_PCI_PNP
374#define CONFIG_83XX_PCI_STREAMING
375
376#undef CONFIG_EEPRO100
377#undef CONFIG_PCI_SCAN_SHOW
378#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957
379
380#endif
381
382
383#ifndef CONFIG_NET_MULTI
384#define CONFIG_NET_MULTI 1
385#endif
386
387#define CONFIG_HWCONFIG 1
388
389
390
391
392#define CONFIG_UEC_ETH
393#define CONFIG_ETHPRIME "UEC0"
394#define CONFIG_PHY_MODE_NEED_CHANGE
395
396#define CONFIG_UEC_ETH1
397
398#ifdef CONFIG_UEC_ETH1
399#define CONFIG_SYS_UEC1_UCC_NUM 0
400#define CONFIG_SYS_UEC1_RX_CLK QE_CLK_NONE
401#define CONFIG_SYS_UEC1_TX_CLK QE_CLK9
402#define CONFIG_SYS_UEC1_ETH_TYPE GIGA_ETH
403#define CONFIG_SYS_UEC1_PHY_ADDR 0
404#define CONFIG_SYS_UEC1_INTERFACE_TYPE RGMII_ID
405#define CONFIG_SYS_UEC1_INTERFACE_SPEED 1000
406#endif
407
408#define CONFIG_UEC_ETH2
409
410#ifdef CONFIG_UEC_ETH2
411#define CONFIG_SYS_UEC2_UCC_NUM 1
412#define CONFIG_SYS_UEC2_RX_CLK QE_CLK_NONE
413#define CONFIG_SYS_UEC2_TX_CLK QE_CLK4
414#define CONFIG_SYS_UEC2_ETH_TYPE GIGA_ETH
415#define CONFIG_SYS_UEC2_PHY_ADDR 1
416#define CONFIG_SYS_UEC2_INTERFACE_TYPE RGMII_ID
417#define CONFIG_SYS_UEC2_INTERFACE_SPEED 1000
418#endif
419
420
421
422
423
424#ifndef CONFIG_SYS_RAMBOOT
425 #define CONFIG_ENV_IS_IN_FLASH 1
426 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
427 #define CONFIG_ENV_SECT_SIZE 0x20000
428 #define CONFIG_ENV_SIZE 0x2000
429#else
430 #define CONFIG_SYS_NO_FLASH 1
431 #define CONFIG_ENV_IS_NOWHERE 1
432 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000)
433 #define CONFIG_ENV_SIZE 0x2000
434#endif
435
436#define CONFIG_LOADS_ECHO 1
437#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
438
439
440
441
442#define CONFIG_BOOTP_BOOTFILESIZE
443#define CONFIG_BOOTP_BOOTPATH
444#define CONFIG_BOOTP_GATEWAY
445#define CONFIG_BOOTP_HOSTNAME
446
447
448
449
450
451#include <config_cmd_default.h>
452
453#define CONFIG_CMD_PING
454#define CONFIG_CMD_I2C
455#define CONFIG_CMD_ASKENV
456#define CONFIG_CMD_SDRAM
457
458#if defined(CONFIG_PCI)
459 #define CONFIG_CMD_PCI
460#endif
461
462#if defined(CONFIG_SYS_RAMBOOT)
463 #undef CONFIG_CMD_SAVEENV
464 #undef CONFIG_CMD_LOADS
465#endif
466
467
468#undef CONFIG_WATCHDOG
469
470
471
472
473#define CONFIG_SYS_LONGHELP
474#define CONFIG_SYS_LOAD_ADDR 0x2000000
475#define CONFIG_SYS_PROMPT "=> "
476
477#if defined(CONFIG_CMD_KGDB)
478 #define CONFIG_SYS_CBSIZE 1024
479#else
480 #define CONFIG_SYS_CBSIZE 256
481#endif
482
483#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
484#define CONFIG_SYS_MAXARGS 16
485#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
486#define CONFIG_SYS_HZ 1000
487
488
489
490
491
492
493#define CONFIG_SYS_BOOTMAPSZ (8 << 20)
494
495
496
497
498#define CONFIG_SYS_HID0_INIT 0x000000000
499#define CONFIG_SYS_HID0_FINAL (HID0_ENABLE_MACHINE_CHECK | \
500 HID0_ENABLE_INSTRUCTION_CACHE)
501#define CONFIG_SYS_HID2 HID2_HBE
502
503
504
505
506
507#define CONFIG_HIGH_BATS 1
508
509
510#define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
511#define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
512#define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L
513#define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U
514
515
516#define CONFIG_SYS_IBAT1L (CONFIG_SYS_IMMR | BATL_PP_10 | \
517 BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
518#define CONFIG_SYS_IBAT1U (CONFIG_SYS_IMMR | BATU_BL_4M | BATU_VS | BATU_VP)
519#define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L
520#define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U
521
522
523#define CONFIG_SYS_IBAT2L (CONFIG_SYS_BCSR | BATL_PP_10 | \
524 BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
525#define CONFIG_SYS_IBAT2U (CONFIG_SYS_BCSR | BATU_BL_128K | BATU_VS | BATU_VP)
526#define CONFIG_SYS_DBAT2L CONFIG_SYS_IBAT2L
527#define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U
528
529
530#define CONFIG_SYS_IBAT3L (CONFIG_SYS_FLASH_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
531#define CONFIG_SYS_IBAT3U (CONFIG_SYS_FLASH_BASE | BATU_BL_32M | BATU_VS | BATU_VP)
532#define CONFIG_SYS_DBAT3L (CONFIG_SYS_FLASH_BASE | BATL_PP_10 | \
533 BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
534#define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U
535
536
537#define CONFIG_SYS_IBAT4L (CONFIG_SYS_SDRAM_BASE2 | BATL_PP_10 | BATL_MEMCOHERENCE)
538#define CONFIG_SYS_IBAT4U (CONFIG_SYS_SDRAM_BASE2 | BATU_BL_256M | BATU_VS | BATU_VP)
539#define CONFIG_SYS_DBAT4L CONFIG_SYS_IBAT4L
540#define CONFIG_SYS_DBAT4U CONFIG_SYS_IBAT4U
541
542
543#define CONFIG_SYS_IBAT5L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_10)
544#define CONFIG_SYS_IBAT5U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP)
545#define CONFIG_SYS_DBAT5L CONFIG_SYS_IBAT5L
546#define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U
547
548#ifdef CONFIG_PCI
549
550#define CONFIG_SYS_IBAT6L (CONFIG_SYS_PCI1_MEM_PHYS | BATL_PP_10 | BATL_MEMCOHERENCE)
551#define CONFIG_SYS_IBAT6U (CONFIG_SYS_PCI1_MEM_PHYS | BATU_BL_256M | BATU_VS | BATU_VP)
552#define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L
553#define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U
554
555#define CONFIG_SYS_IBAT7L (CONFIG_SYS_PCI1_MMIO_PHYS | BATL_PP_10 | \
556 BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
557#define CONFIG_SYS_IBAT7U (CONFIG_SYS_PCI1_MMIO_PHYS | BATU_BL_256M | BATU_VS | BATU_VP)
558#define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L
559#define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U
560#else
561#define CONFIG_SYS_IBAT6L (0)
562#define CONFIG_SYS_IBAT6U (0)
563#define CONFIG_SYS_IBAT7L (0)
564#define CONFIG_SYS_IBAT7U (0)
565#define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L
566#define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U
567#define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L
568#define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U
569#endif
570
571
572
573
574
575
576#define BOOTFLAG_COLD 0x01
577#define BOOTFLAG_WARM 0x02
578
579#if defined(CONFIG_CMD_KGDB)
580#define CONFIG_KGDB_BAUDRATE 230400
581#define CONFIG_KGDB_SER_INDEX 2
582#endif
583
584
585
586
587
588#define CONFIG_ENV_OVERWRITE
589
590#if defined(CONFIG_UEC_ETH)
591#define CONFIG_HAS_ETH0
592#define CONFIG_HAS_ETH1
593#endif
594
595#define CONFIG_BAUDRATE 115200
596
597#define CONFIG_LOADADDR 800000
598
599#define CONFIG_BOOTDELAY 6
600#undef CONFIG_BOOTARGS
601
602#define CONFIG_EXTRA_ENV_SETTINGS \
603 "netdev=eth0\0" \
604 "consoledev=ttyS0\0" \
605 "ramdiskaddr=1000000\0" \
606 "ramdiskfile=ramfs.83xx\0" \
607 "fdtaddr=780000\0" \
608 "fdtfile=mpc836x_mds.dtb\0" \
609 ""
610
611#define CONFIG_NFSBOOTCOMMAND \
612 "setenv bootargs root=/dev/nfs rw " \
613 "nfsroot=$serverip:$rootpath " \
614 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
615 "console=$consoledev,$baudrate $othbootargs;" \
616 "tftp $loadaddr $bootfile;" \
617 "tftp $fdtaddr $fdtfile;" \
618 "bootm $loadaddr - $fdtaddr"
619
620#define CONFIG_RAMBOOTCOMMAND \
621 "setenv bootargs root=/dev/ram rw " \
622 "console=$consoledev,$baudrate $othbootargs;" \
623 "tftp $ramdiskaddr $ramdiskfile;" \
624 "tftp $loadaddr $bootfile;" \
625 "tftp $fdtaddr $fdtfile;" \
626 "bootm $loadaddr $ramdiskaddr $fdtaddr"
627
628
629#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
630
631#endif
632