1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23#ifndef __ASM_ARM_ARCH_CLOCK_H_
24#define __ASM_ARM_ARCH_CLOCK_H_
25
26#ifndef __ASSEMBLY__
27struct s5pc100_clock {
28 unsigned int apll_lock;
29 unsigned int mpll_lock;
30 unsigned int epll_lock;
31 unsigned int hpll_lock;
32 unsigned char res1[0xf0];
33 unsigned int apll_con;
34 unsigned int mpll_con;
35 unsigned int epll_con;
36 unsigned int hpll_con;
37 unsigned char res2[0xf0];
38 unsigned int src0;
39 unsigned int src1;
40 unsigned int src2;
41 unsigned int src3;
42 unsigned char res3[0xf0];
43 unsigned int div0;
44 unsigned int div1;
45 unsigned int div2;
46 unsigned int div3;
47 unsigned int div4;
48 unsigned char res4[0x1ec];
49 unsigned int gate_d00;
50 unsigned int gate_d01;
51 unsigned int gate_d02;
52 unsigned char res5[0x54];
53 unsigned int gate_sclk0;
54 unsigned int gate_sclk1;
55};
56
57struct s5pc110_clock {
58 unsigned int apll_lock;
59 unsigned char res1[0x4];
60 unsigned int mpll_lock;
61 unsigned char res2[0x4];
62 unsigned int epll_lock;
63 unsigned char res3[0xc];
64 unsigned int vpll_lock;
65 unsigned char res4[0xdc];
66 unsigned int apll_con;
67 unsigned char res5[0x4];
68 unsigned int mpll_con;
69 unsigned char res6[0x4];
70 unsigned int epll_con;
71 unsigned char res7[0xc];
72 unsigned int vpll_con;
73 unsigned char res8[0xdc];
74 unsigned int src0;
75 unsigned int src1;
76 unsigned int src2;
77 unsigned int src3;
78 unsigned char res9[0xf0];
79 unsigned int div0;
80 unsigned int div1;
81 unsigned int div2;
82 unsigned int div3;
83 unsigned int div4;
84 unsigned char res10[0x1ec];
85 unsigned int gate_d00;
86 unsigned int gate_d01;
87 unsigned int gate_d02;
88 unsigned char res11[0x54];
89 unsigned int gate_sclk0;
90 unsigned int gate_sclk1;
91};
92#endif
93
94#endif
95