uboot/include/configs/mx1fs2.h
<<
>>
Prefs
   1/*
   2 * Copyright (C) 2004 Sascha Hauer, Pengutronix
   3 *
   4 * This program is free software; you can redistribute it and/or
   5 * modify it under the terms of the GNU General Public License as
   6 * published by the Free Software Foundation; either version 2 of
   7 * the License, or (at your option) any later version.
   8 *
   9 * This program is distributed in the hope that it will be useful,
  10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  12 * GNU General Public License for more details.
  13 *
  14 * You should have received a copy of the GNU General Public License
  15 * along with this program; if not, write to the Free Software
  16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  17 * MA 02111-1307 USA
  18 */
  19
  20#ifndef __CONFIG_H
  21#define __CONFIG_H
  22
  23#define CONFIG_ARM920T     1     /* this is an ARM920T CPU     */
  24#define CONFIG_IMX         1     /* in a Motorola MC9328MXL Chip */
  25#define CONFIG_MX1FS2      1     /* on a mx1fs2 board */
  26#undef  CONFIG_USE_IRQ           /* don't need use IRQ/FIQ    */
  27
  28/*
  29 * Select serial console configuration
  30 */
  31#undef  _CONFIG_UART1 /* internal uart 1 */
  32#define _CONFIG_UART2 /* internal uart 2 */
  33#undef  _CONFIG_UART3 /* internal uart 3 */
  34#undef  _CONFIG_UART4 /* internal uart 4 */
  35#undef  CONFIG_SILENT_CONSOLE  /* use this to disable output */
  36
  37/*
  38 * BOOTP options
  39 */
  40#define CONFIG_BOOTP_BOOTFILESIZE
  41#define CONFIG_BOOTP_BOOTPATH
  42#define CONFIG_BOOTP_GATEWAY
  43#define CONFIG_BOOTP_HOSTNAME
  44
  45/*
  46 * Command line configuration.
  47 */
  48#include <config_cmd_default.h>
  49
  50#define CONFIG_CMD_JFFS2
  51
  52#undef CONFIG_CMD_CONSOLE
  53#undef CONFIG_CMD_DHCP
  54#undef CONFIG_CMD_LOADS
  55#undef CONFIG_CMD_NET
  56#undef CONFIG_CMD_PING
  57#undef CONFIG_CMD_SOURCE
  58
  59/*
  60 * Boot options. Setting delay to -1 stops autostart count down.
  61 */
  62#define CONFIG_BOOTDELAY   10
  63#define CONFIG_BOOTARGS    "root=/dev/mtdblock4 console=ttySMX0,115200n8 rootfstype=jffs2"
  64#define CONFIG_BOOTCOMMAND "bootm 10080000"
  65#define CONFIG_SHOW_BOOT_PROGRESS
  66
  67/*
  68 * General options for u-boot. Modify to save memory foot print
  69 */
  70#define CONFIG_SYS_LONGHELP                                   /* undef saves memory  */
  71#define CONFIG_SYS_PROMPT               "mx1fs2> "            /* prompt string       */
  72#define CONFIG_SYS_CBSIZE               256                   /* console I/O buffer  */
  73#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* print buffer size   */
  74#define CONFIG_SYS_MAXARGS              16                    /* max command args    */
  75#define CONFIG_SYS_BARGSIZE             CONFIG_SYS_CBSIZE             /* boot args buf size  */
  76
  77#define CONFIG_SYS_MEMTEST_START        0x08100000            /* memtest test area   */
  78#define CONFIG_SYS_MEMTEST_END          0x08F00000
  79
  80#define CONFIG_SYS_HZ                   3686400      /* incrementer freq: 3.6864 MHz */
  81#define CONFIG_SYS_CPUSPEED             0x141        /* core clock - register value  */
  82
  83#define CONFIG_SYS_BAUDRATE_TABLE       { 9600, 19200, 38400, 57600, 115200 }
  84#define CONFIG_BAUDRATE 115200
  85/*
  86 * Definitions related to passing arguments to kernel.
  87 */
  88#define CONFIG_CMDLINE_TAG           1   /* send commandline to Kernel       */
  89#define CONFIG_SETUP_MEMORY_TAGS     1   /* send memory definition to kernel */
  90#define  CONFIG_INITRD_TAG           1     /* send initrd params        */
  91
  92/*
  93 * Malloc pool need to host env + 128 Kb reserve for other allocations.
  94 */
  95#define CONFIG_SYS_MALLOC_LEN     (CONFIG_ENV_SIZE + (128<<10) )
  96
  97#define CONFIG_STACKSIZE        (120<<10)      /* stack size */
  98
  99#ifdef CONFIG_USE_IRQ
 100#define CONFIG_STACKSIZE_IRQ    (4<<10)        /* IRQ stack  */
 101#define CONFIG_STACKSIZE_FIQ    (4<<10)        /* FIQ stack  */
 102#endif
 103
 104/* SDRAM Setup Values
 105 * 0x910a8300 Precharge Command CAS 3
 106 * 0x910a8200 Precharge Command CAS 2
 107 *
 108 * 0xa10a8300 AutoRefresh Command CAS 3
 109 * 0xa10a8200 Set AutoRefresh Command CAS 2
 110 */
 111#define PRECHARGE_CMD 0x910a8300
 112#define AUTOREFRESH_CMD 0xa10a8300
 113
 114#define BUS32BIT_VERSION
 115/*
 116 * SDRAM Memory Map
 117 */
 118#define CONFIG_NR_DRAM_BANKS  1                      /* we have 1 bank of SDRAM */
 119#define MX1FS2_SDRAM_1        0x08000000             /* SDRAM bank #1           */
 120#ifdef BUS32BIT_VERSION
 121#define MX1FS2_SDRAM_1_SIZE  (0x04000000 - 0x100000) /* 64 MB - 1M Framebuffer */
 122#else
 123#define MX1FS2_SDRAM_1_SIZE  (0x01FC0000 - 0x100000) /* 32 MB - 1M Framebuffer */
 124#endif
 125/*
 126 * Flash Controller settings
 127 */
 128
 129#define CONFIG_SYS_MAX_FLASH_BANKS      1       /* FLASH banks count (not chip count)*/
 130#define CONFIG_SYS_MAX_FLASH_SECT       256     /* number of sector in FLASH bank    */
 131
 132#ifdef BUS32BIT_VERSION
 133#define MX1FS2_FLASH_BUS_WIDTH  4       /* we use 32 bit FLASH memory...     */
 134#define MX1FS2_FLASH_INTERLEAVE 2       /* ... made of 2 chips */
 135#define MX1FS2_FLASH_BANK_SIZE  0x02000000  /* size of one flash bank*/
 136#define MX1FS2_FLASH_SECT_SIZE  0x00020000  /* size of erase sector */
 137#else
 138#define MX1FS2_FLASH_BUS_WIDTH  2       /* we use 16 bit FLASH memory...     */
 139#define MX1FS2_FLASH_INTERLEAVE 1       /* ... made of 1 chip */
 140#define MX1FS2_FLASH_BANK_SIZE  0x01000000  /* size of one flash bank*/
 141#define MX1FS2_FLASH_SECT_SIZE  0x00010000  /* size of erase sector */
 142#endif
 143#define MX1FS2_FLASH_BASE       0x10000000  /* location of flash memory */
 144#define MX1FS2_FLASH_UNLOCK        1       /* perform hw unlock first */
 145
 146/* This should be defined if CFI FLASH device is present. Actually benefit
 147   is not so clear to me. In other words we can provide more informations
 148   to user, but this expects more complex flash handling we do not provide
 149   now.*/
 150#undef  CONFIG_SYS_FLASH_CFI
 151
 152#define CONFIG_SYS_FLASH_ERASE_TOUT     (2*CONFIG_SYS_HZ)    /* timeout for Erase operation */
 153#define CONFIG_SYS_FLASH_WRITE_TOUT     (2*CONFIG_SYS_HZ)    /* timeout for Write operation */
 154
 155#define CONFIG_SYS_FLASH_BASE           MX1FS2_FLASH_BASE
 156
 157/*
 158 * This is setting for JFFS2 support in u-boot.
 159 * Right now there is no gain for user, but later on booting kernel might be
 160 * possible. Consider using XIP kernel running from flash to save RAM
 161 * footprint.
 162 * NOTE: Enable CONFIG_CMD_JFFS2 for JFFS2 support.
 163 */
 164
 165/*
 166 * JFFS2 partitions
 167 */
 168/* No command line, one static partition, whole device */
 169/*
 170#undef CONFIG_CMD_MTDPARTS
 171#define CONFIG_JFFS2_DEV                "nor0"
 172#define CONFIG_JFFS2_PART_SIZE          0xFFFFFFFF
 173#define CONFIG_JFFS2_PART_OFFSET        0x00050000
 174*/
 175
 176/* mtdparts command line support */
 177/* Note: fake mtd_id used, no linux mtd map file */
 178#define CONFIG_CMD_MTDPARTS
 179#define CONFIG_MTD_DEVICE               /* needed for mtdparts commands */
 180#define CONFIG_FLASH_CFI_MTD
 181#define MTDIDS_DEFAULT          "nor0=mx1fs2-0"
 182
 183#ifdef BUS32BIT_VERSION
 184#define MTDPARTS_DEFAULT        "mtdparts=mx1fs2-0:2m@5m(part0),5m@9m(part1)"
 185#else
 186#define MTDPARTS_DEFAULT        "mtdparts=mx1fs2-0:-@320k(jffs2)"
 187#endif
 188
 189/*
 190 * Environment setup. Definitions of monitor location and size with
 191 * definition of environment setup ends up in 2 possibilities.
 192 * 1. Embeded environment - in u-boot code is space for environment
 193 * 2. Environment is read from predefined sector of flash
 194 * Right now we support 2. possiblity, but expecting no env placed
 195 * on mentioned address right now. This also needs to provide whole
 196 * sector for it - for us 256Kb is really waste of memory. U-boot uses
 197 * default env. and until kernel parameters could be sent to kernel
 198 * env. has no sense to us.
 199 */
 200
 201#define CONFIG_SYS_MONITOR_BASE 0x10000000
 202#define CONFIG_SYS_MONITOR_LEN          0x20000         /* 128b ( 1 flash sector )   */
 203#define CONFIG_ENV_IS_IN_FLASH  1
 204#define CONFIG_ENV_ADDR         0x10020000      /* absolute address for now  */
 205#define CONFIG_ENV_SIZE         0x20000
 206
 207#define  CONFIG_ENV_OVERWRITE   1               /* env is not writable now   */
 208
 209/* Setup CS4 and CS5 */
 210#define CONFIG_SYS_GIUS_A_VAL           0x0003fffe
 211
 212/*
 213 * CSxU_VAL:
 214 * 63| x        x x x | x x x x | x x  x    x | x x x x | x x x x | x x x x | x x x x | x x x x|32
 215 *   |DTACK_SEL|0|BCD |   BCS   | PSZ|PME|SYNC|  DOL    | CNC|    WSC       | 0| WWS  |   EDC  |
 216 *
 217 * CSxL_VAL:
 218 * 31| x x x x | x x x x | x x x x | x x x x | x x x x |  x x x x | x x  x x | x x  x    x| 0
 219 *   |   OEA   |   OEN   |   WEA   |   WEN   |   CSA   |EBC| DSZ  | 0|SP|0|WP| 0 0|PA|CSEN|
 220 */
 221
 222#define CONFIG_SYS_CS0U_VAL 0x00008C00
 223#define CONFIG_SYS_CS0L_VAL 0x22222601
 224#define CONFIG_SYS_CS1U_VAL 0x00008C00
 225#define CONFIG_SYS_CS1L_VAL 0x22222301
 226#define CONFIG_SYS_CS4U_VAL 0x00008C00
 227#define CONFIG_SYS_CS4L_VAL 0x22222301
 228#define CONFIG_SYS_CS5U_VAL 0x00008C00
 229#define CONFIG_SYS_CS5L_VAL 0x22222301
 230
 231/* f_{dpll}=2*f{ref}*(MFI+MFN/(MFD+1))/(PD+1)
 232   f_ref=16,777MHz
 233
 234   0x002a141f: 191,9944MHz
 235   0x040b2007: 144MHz
 236   0x042a141f: 96MHz
 237   0x0811140d: 64MHz
 238   0x040e200e: 150MHz
 239   0x00321431: 200MHz
 240
 241   0x08001800: 64MHz mit 16er Quarz
 242   0x04001800: 96MHz mit 16er Quarz
 243   0x04002400: 144MHz mit 16er Quarz
 244
 245   31 |x x x x|x x x x|x x x x|x x x x|x x x x|x x x x|x x x x|x x x x| 0
 246      |XXX|--PD---|-------MFD---------|XXX|--MFI--|-----MFN-----------|     */
 247
 248#define CONFIG_SYS_MPCTL0_VAL           0x07E723AD
 249#define CONFIG_SYS_MPCTL1_VAL           0x00000040
 250#define CONFIG_SYS_PCDR_VAL             0x00010005
 251#define CONFIG_SYS_GPCR_VAL             0x00000FFB
 252
 253#define USE_16M_OSZI /* If you have one, you want to use it
 254                        The internal 32kHz oszillator jitters */
 255#ifdef USE_16M_OSZI
 256
 257#define CONFIG_SYS_SPCTL0_VAL           0x04001401
 258#define CONFIG_SYS_SPCTL1_VAL           0x0C000040
 259#define CONFIG_SYS_CSCR_VAL             0x07030003
 260#define CONFIG_SYS_CLK_FREQ     16780000
 261#define CONFIG_SYSPLL_CLK_FREQ  16000000
 262
 263#else
 264
 265#define CONFIG_SYS_SPCTL0_VAL           0x07E716D1
 266#define CONFIG_SYS_CSCR_VAL             0x06000003
 267#define CONFIG_SYS_CLK_FREQ     16780000
 268#define CONFIG_SYSPLL_CLK_FREQ  16780000
 269
 270#endif
 271
 272/*
 273 * Well this has to be defined, but on the other hand it is used differently
 274 * one may expect. For instance loadb command do not cares :-)
 275 * So advice is - do not relay on this...
 276 */
 277#define CONFIG_SYS_LOAD_ADDR            0x08400000
 278
 279#define CONFIG_SYS_FMCR_VAL             0x00000003 /* Reset Default */
 280
 281/* Bit[0:3] contain PERCLK1DIV for UART 1
 282   0x000b00b ->b<- -> 192MHz/12=16MHz
 283   0x000b00b ->8<- -> 144MHz/09=16MHz
 284   0x000b00b ->3<- -> 64MHz/4=16MHz */
 285
 286#ifdef _CONFIG_UART1
 287#define CONFIG_IMX_SERIAL
 288#define CONFIG_IMX_SERIAL1
 289#elif defined _CONFIG_UART2
 290#define CONFIG_IMX_SERIAL
 291#define CONFIG_IMX_SERIAL2
 292#elif defined _CONFIG_UART3 | defined _CONFIG_UART4
 293#define CONFIG_SYS_NS16550
 294#define CONFIG_SYS_NS16550_SERIAL
 295#define CONFIG_SYS_NS16550_CLK          3686400
 296#define CONFIG_SYS_NS16550_REG_SIZE     1
 297#define CONFIG_CONS_INDEX       1
 298#ifdef _CONFIG_UART3
 299#define CONFIG_SYS_NS16550_COM1 0x15000000
 300#elif defined _CONFIG_UART4
 301#define CONFIG_SYS_NS16550_COM1 0x16000000
 302#endif
 303#endif
 304
 305#endif  /* __CONFIG_H */
 306