1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24#ifndef __CONFIG_H
25#define __CONFIG_H
26
27
28
29
30
31
32
33
34#ifdef CONFIG_CANYONLANDS
35#define CONFIG_460EX 1
36#define CONFIG_HOSTNAME canyonlands
37#else
38#define CONFIG_460GT 1
39#ifdef CONFIG_GLACIER
40#define CONFIG_HOSTNAME glacier
41#else
42#define CONFIG_HOSTNAME arches
43#define CONFIG_USE_NETDEV eth1
44#define CONFIG_BD_NUM_CPUS 2
45#endif
46#endif
47
48#define CONFIG_440 1
49#define CONFIG_4xx 1
50
51#ifndef CONFIG_SYS_TEXT_BASE
52#define CONFIG_SYS_TEXT_BASE 0xFFF80000
53#endif
54
55
56
57
58#include "amcc-common.h"
59
60#define CONFIG_SYS_CLK_FREQ 66666667
61
62#define CONFIG_BOARD_EARLY_INIT_F 1
63#define CONFIG_BOARD_EARLY_INIT_R 1
64#define CONFIG_MISC_INIT_R 1
65#define CONFIG_BOARD_TYPES 1
66
67
68
69
70
71#define CONFIG_SYS_PCI_MEMBASE 0x80000000
72#define CONFIG_SYS_PCI_BASE 0xd0000000
73#define CONFIG_SYS_PCI_TARGBASE CONFIG_SYS_PCI_MEMBASE
74
75#define CONFIG_SYS_PCIE_MEMBASE 0xb0000000
76#define CONFIG_SYS_PCIE_MEMSIZE 0x08000000
77#define CONFIG_SYS_PCIE_BASE 0xc4000000
78
79#define CONFIG_SYS_PCIE0_CFGBASE 0xc0000000
80#define CONFIG_SYS_PCIE1_CFGBASE 0xc1000000
81#define CONFIG_SYS_PCIE0_XCFGBASE 0xc3000000
82#define CONFIG_SYS_PCIE1_XCFGBASE 0xc3001000
83
84
85
86
87#define BCSR_USBCTRL_OTG_RST 0x32
88#define BCSR_USBCTRL_HOST_RST 0x01
89#define BCSR_SELECT_PCIE 0x10
90
91#define CONFIG_SYS_PCIE0_UTLBASE 0xc08010000ULL
92
93
94#define CONFIG_SYS_PCIE_INBOUND_BASE 0x000000000ULL
95
96
97#if !defined(CONFIG_ARCHES)
98#define CONFIG_SYS_BCSR_BASE 0xE1000000
99#define CONFIG_SYS_FLASH_BASE 0xFC000000
100#define CONFIG_SYS_FLASH_SIZE (64 << 20)
101#else
102#define CONFIG_SYS_FPGA_BASE 0xE1000000
103#define CONFIG_SYS_CPLD_ADDR (CONFIG_SYS_FPGA_BASE + 0x00080000)
104#define CONFIG_SYS_CPLD_DATA (CONFIG_SYS_FPGA_BASE + 0x00080002)
105#define CONFIG_SYS_FLASH_BASE 0xFE000000
106#define CONFIG_SYS_FLASH_SIZE (32 << 20)
107#endif
108
109#define CONFIG_SYS_NAND_ADDR 0xE0000000
110#define CONFIG_SYS_BOOT_BASE_ADDR 0xFF000000
111#define CONFIG_SYS_FLASH_BASE_PHYS_H 0x4
112#define CONFIG_SYS_FLASH_BASE_PHYS_L 0xCC000000
113#define CONFIG_SYS_FLASH_BASE_PHYS (((u64)CONFIG_SYS_FLASH_BASE_PHYS_H << 32) | \
114 (u64)CONFIG_SYS_FLASH_BASE_PHYS_L)
115
116#define CONFIG_SYS_OCM_BASE 0xE3000000
117#define CONFIG_SYS_SRAM_BASE 0xE8000000
118#define CONFIG_SYS_SRAM_SIZE (256 << 10)
119#define CONFIG_SYS_LOCAL_CONF_REGS 0xEF000000
120
121#define CONFIG_SYS_AHB_BASE 0xE2000000
122
123
124
125
126#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_BASE
127#define CONFIG_SYS_INIT_RAM_SIZE (4 << 10)
128#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
129#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
130
131
132
133
134#define CONFIG_CONS_INDEX 1
135
136
137
138
139
140
141
142#if !defined(CONFIG_NAND_U_BOOT) && !defined(CONFIG_NAND_SPL)
143#define CONFIG_ENV_IS_IN_FLASH 1
144#define CONFIG_SYS_NOR_CS 0
145#define CONFIG_SYS_NAND_CS 3
146#else
147#define CONFIG_ENV_IS_IN_NAND 1
148#define CONFIG_SYS_NOR_CS 3
149#define CONFIG_SYS_NAND_CS 0
150#define CONFIG_ENV_IS_EMBEDDED 1
151#endif
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174#define CONFIG_SYS_NAND_BOOT_SPL_SRC 0xfffff000
175#define CONFIG_SYS_NAND_BOOT_SPL_SIZE (4 << 10)
176#define CONFIG_SYS_NAND_BOOT_SPL_DST (CONFIG_SYS_OCM_BASE + (12 << 10))
177#define CONFIG_SYS_NAND_U_BOOT_DST 0x01000000
178#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_NAND_U_BOOT_DST
179
180#define CONFIG_SYS_NAND_BOOT_SPL_DELTA (CONFIG_SYS_NAND_BOOT_SPL_SRC - CONFIG_SYS_NAND_BOOT_SPL_DST)
181
182
183
184
185#define CONFIG_SYS_NAND_U_BOOT_OFFS (128 << 10)
186#define CONFIG_SYS_NAND_U_BOOT_SIZE (1 << 20)
187
188
189
190
191#define CONFIG_SYS_NAND_PAGE_SIZE (2 << 10)
192#define CONFIG_SYS_NAND_BLOCK_SIZE (128 << 10)
193#define CONFIG_SYS_NAND_PAGE_COUNT (CONFIG_SYS_NAND_BLOCK_SIZE / CONFIG_SYS_NAND_PAGE_SIZE)
194
195#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
196#define CONFIG_SYS_NAND_5_ADDR_CYCLE
197
198#define CONFIG_SYS_NAND_ECCSIZE 256
199#define CONFIG_SYS_NAND_ECCBYTES 3
200#define CONFIG_SYS_NAND_ECCSTEPS (CONFIG_SYS_NAND_PAGE_SIZE / CONFIG_SYS_NAND_ECCSIZE)
201#define CONFIG_SYS_NAND_OOBSIZE 64
202#define CONFIG_SYS_NAND_ECCTOTAL (CONFIG_SYS_NAND_ECCBYTES * CONFIG_SYS_NAND_ECCSTEPS)
203#define CONFIG_SYS_NAND_ECCPOS {40, 41, 42, 43, 44, 45, 46, 47, \
204 48, 49, 50, 51, 52, 53, 54, 55, \
205 56, 57, 58, 59, 60, 61, 62, 63}
206
207#ifdef CONFIG_ENV_IS_IN_NAND
208
209
210
211
212#define CONFIG_ENV_SIZE CONFIG_SYS_NAND_BLOCK_SIZE
213#define CONFIG_ENV_OFFSET (CONFIG_SYS_NAND_U_BOOT_OFFS + CONFIG_ENV_SIZE)
214#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
215#endif
216
217
218
219
220#define CONFIG_SYS_FLASH_CFI
221#define CONFIG_FLASH_CFI_DRIVER
222#define CONFIG_SYS_FLASH_CFI_AMD_RESET 1
223
224#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE}
225#define CONFIG_SYS_MAX_FLASH_BANKS 1
226#define CONFIG_SYS_MAX_FLASH_SECT 512
227
228#define CONFIG_SYS_FLASH_ERASE_TOUT 120000
229#define CONFIG_SYS_FLASH_WRITE_TOUT 500
230
231#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
232#define CONFIG_SYS_FLASH_EMPTY_INFO
233
234#ifdef CONFIG_ENV_IS_IN_FLASH
235#define CONFIG_ENV_SECT_SIZE 0x20000
236#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)
237#define CONFIG_ENV_SIZE 0x4000
238
239
240#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR - CONFIG_ENV_SECT_SIZE)
241#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
242#endif
243
244
245
246
247#define CONFIG_SYS_MAX_NAND_DEVICE 1
248#define CONFIG_SYS_NAND_BASE (CONFIG_SYS_NAND_ADDR + CONFIG_SYS_NAND_CS)
249#define CONFIG_SYS_NAND_SELECT_DEVICE 1
250
251
252
253
254#if !defined(CONFIG_NAND_U_BOOT)
255#if !defined(CONFIG_ARCHES)
256
257
258
259
260
261#define CONFIG_SPD_EEPROM 1
262#define SPD_EEPROM_ADDRESS {0x50, 0x51}
263#define CONFIG_DDR_ECC 1
264#define CONFIG_DDR_RQDC_FIXED 0x80000038
265
266#else
267
268#define CONFIG_AUTOCALIB "silent\0"
269
270#define CONFIG_PPC4xx_DDR_AUTOCALIBRATION
271#define DEBUG_PPC4xx_DDR_AUTOCALIBRATION
272#undef CONFIG_PPC4xx_DDR_METHOD_A
273
274
275
276#define CONFIG_SYS_SDRAM_R0BAS 0x0000f000
277#define CONFIG_SYS_SDRAM_R1BAS 0x00000000
278#define CONFIG_SYS_SDRAM_R2BAS 0x00000000
279#define CONFIG_SYS_SDRAM_R3BAS 0x00000000
280#define CONFIG_SYS_SDRAM_PLBADDULL 0x00000000
281#define CONFIG_SYS_SDRAM_PLBADDUHB 0x00000008
282#define CONFIG_SYS_SDRAM_CONF1LL 0x00001080
283#define CONFIG_SYS_SDRAM_CONF1HB 0x00001080
284#define CONFIG_SYS_SDRAM_CONFPATHB 0x10a68000
285
286
287#define CONFIG_SYS_SDRAM0_MB0CF 0x00000701
288#define CONFIG_SYS_SDRAM0_MB1CF 0x00000000
289#define CONFIG_SYS_SDRAM0_MB2CF 0x00000000
290#define CONFIG_SYS_SDRAM0_MB3CF 0x00000000
291#define CONFIG_SYS_SDRAM0_MCOPT1 0x05322000
292#define CONFIG_SYS_SDRAM0_MCOPT2 0x00000000
293#define CONFIG_SYS_SDRAM0_MODT0 0x01000000
294#define CONFIG_SYS_SDRAM0_MODT1 0x00000000
295#define CONFIG_SYS_SDRAM0_MODT2 0x00000000
296#define CONFIG_SYS_SDRAM0_MODT3 0x00000000
297#define CONFIG_SYS_SDRAM0_CODT 0x00800021
298#define CONFIG_SYS_SDRAM0_RTR 0x06180000
299#define CONFIG_SYS_SDRAM0_INITPLR0 0xb5380000
300#define CONFIG_SYS_SDRAM0_INITPLR1 0x82100400
301#define CONFIG_SYS_SDRAM0_INITPLR2 0x80820000
302#define CONFIG_SYS_SDRAM0_INITPLR3 0x80830000
303#define CONFIG_SYS_SDRAM0_INITPLR4 0x80810040
304#define CONFIG_SYS_SDRAM0_INITPLR5 0x80800532
305#define CONFIG_SYS_SDRAM0_INITPLR6 0x82100400
306#define CONFIG_SYS_SDRAM0_INITPLR7 0x8a080000
307#define CONFIG_SYS_SDRAM0_INITPLR8 0x8a080000
308#define CONFIG_SYS_SDRAM0_INITPLR9 0x8a080000
309#define CONFIG_SYS_SDRAM0_INITPLR10 0x8a080000
310#define CONFIG_SYS_SDRAM0_INITPLR11 0x80000432
311#define CONFIG_SYS_SDRAM0_INITPLR12 0x808103c0
312#define CONFIG_SYS_SDRAM0_INITPLR13 0x80810040
313#define CONFIG_SYS_SDRAM0_INITPLR14 0x00000000
314#define CONFIG_SYS_SDRAM0_INITPLR15 0x00000000
315#define CONFIG_SYS_SDRAM0_RQDC 0x80000038
316#define CONFIG_SYS_SDRAM0_RFDC 0x00000257
317#define CONFIG_SYS_SDRAM0_RDCC 0x40000000
318#define CONFIG_SYS_SDRAM0_DLCR 0x03000091
319#define CONFIG_SYS_SDRAM0_CLKTR 0x40000000
320#define CONFIG_SYS_SDRAM0_WRDTR 0x82000823
321#define CONFIG_SYS_SDRAM0_SDTR1 0x80201000
322#define CONFIG_SYS_SDRAM0_SDTR2 0x42204243
323#define CONFIG_SYS_SDRAM0_SDTR3 0x090c0d1a
324#define CONFIG_SYS_SDRAM0_MMODE 0x00000432
325#define CONFIG_SYS_SDRAM0_MEMODE 0x00000004
326#endif
327#endif
328
329#define CONFIG_SYS_MBYTES_SDRAM 512
330
331
332
333
334#define CONFIG_SYS_I2C_SPEED 400000
335
336#define CONFIG_SYS_I2C_MULTI_EEPROMS
337#define CONFIG_SYS_I2C_EEPROM_ADDR (0xa8>>1)
338#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
339#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
340#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
341
342
343#if defined(CONFIG_ARCHES)
344#define CONFIG_4xx_CONFIG_I2C_EEPROM_ADDR 0x54
345#else
346#define CONFIG_4xx_CONFIG_I2C_EEPROM_ADDR 0x52
347#endif
348#define CONFIG_4xx_CONFIG_I2C_EEPROM_OFFSET 0
349#define CONFIG_4xx_CONFIG_BLOCKSIZE 16
350
351
352#define CONFIG_DTT_LM75 1
353#define CONFIG_DTT_AD7414 1
354#define CONFIG_DTT_SENSORS {0}
355#define CONFIG_SYS_DTT_MAX_TEMP 70
356#define CONFIG_SYS_DTT_LOW_TEMP -30
357#define CONFIG_SYS_DTT_HYSTERESIS 3
358
359#if defined(CONFIG_ARCHES)
360#define CONFIG_SYS_I2C_DTT_ADDR 0x4a
361#endif
362
363#if !defined(CONFIG_ARCHES)
364
365#define CONFIG_RTC_M41T62 1
366#define CONFIG_SYS_I2C_RTC_ADDR 0x68
367#endif
368
369
370
371
372#define CONFIG_IBM_EMAC4_V4 1
373
374#define CONFIG_HAS_ETH0
375#define CONFIG_HAS_ETH1
376
377#if !defined(CONFIG_ARCHES)
378#define CONFIG_PHY_ADDR 0
379#define CONFIG_PHY1_ADDR 1
380
381#ifdef CONFIG_460GT
382#define CONFIG_PHY2_ADDR 2
383#define CONFIG_PHY3_ADDR 3
384#define CONFIG_HAS_ETH2
385#define CONFIG_HAS_ETH3
386#endif
387
388#else
389
390#define CONFIG_FIXED_PHY 0xFFFFFFFF
391#define CONFIG_PHY_ADDR CONFIG_FIXED_PHY
392#define CONFIG_PHY1_ADDR 0
393#define CONFIG_PHY2_ADDR 1
394#define CONFIG_HAS_ETH2
395
396#define CONFIG_SYS_FIXED_PHY_PORT(devnum, speed, duplex) \
397 {devnum, speed, duplex}
398#define CONFIG_SYS_FIXED_PHY_PORTS \
399 CONFIG_SYS_FIXED_PHY_PORT(0, 1000, FULL)
400
401#define CONFIG_M88E1112_PHY
402
403
404
405
406
407#define CONFIG_GPCS_PHY_ADDR 0xA
408#define CONFIG_GPCS_PHY1_ADDR 0xB
409#define CONFIG_GPCS_PHY2_ADDR 0xC
410#endif
411
412#define CONFIG_PHY_RESET 1
413#define CONFIG_PHY_GIGE 1
414#define CONFIG_PHY_DYNAMIC_ANEG 1
415
416
417
418
419
420#ifdef CONFIG_460EX
421#define CONFIG_USB_OHCI_NEW
422#define CONFIG_USB_STORAGE
423#undef CONFIG_SYS_OHCI_BE_CONTROLLER
424#define CONFIG_SYS_OHCI_SWAP_REG_ACCESS
425#define CONFIG_SYS_OHCI_USE_NPS
426#define CONFIG_SYS_USB_OHCI_REGS_BASE (CONFIG_SYS_AHB_BASE | 0xd0000)
427#define CONFIG_SYS_USB_OHCI_SLOT_NAME "ppc440"
428#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
429#define CONFIG_SYS_USB_OHCI_BOARD_INIT
430#endif
431
432
433
434
435#if !defined(CONFIG_ARCHES)
436#define CONFIG_EXTRA_ENV_SETTINGS \
437 CONFIG_AMCC_DEF_ENV \
438 CONFIG_AMCC_DEF_ENV_POWERPC \
439 CONFIG_AMCC_DEF_ENV_NOR_UPD \
440 CONFIG_AMCC_DEF_ENV_NAND_UPD \
441 "kernel_addr=fc000000\0" \
442 "fdt_addr=fc1e0000\0" \
443 "ramdisk_addr=fc200000\0" \
444 "pciconfighost=1\0" \
445 "pcie_mode=RP:RP\0" \
446 ""
447#else
448#define CONFIG_EXTRA_ENV_SETTINGS \
449 CONFIG_AMCC_DEF_ENV \
450 CONFIG_AMCC_DEF_ENV_POWERPC \
451 CONFIG_AMCC_DEF_ENV_NOR_UPD \
452 "kernel_addr=fe000000\0" \
453 "fdt_addr=fe1e0000\0" \
454 "ramdisk_addr=fe200000\0" \
455 "pciconfighost=1\0" \
456 "pcie_mode=RP:RP\0" \
457 "ethprime=ppc_4xx_eth1\0" \
458 ""
459#endif
460
461
462
463
464#define CONFIG_CMD_CHIP_CONFIG
465#if defined(CONFIG_ARCHES)
466#define CONFIG_CMD_DTT
467#define CONFIG_CMD_PCI
468#define CONFIG_CMD_SDRAM
469#elif defined(CONFIG_CANYONLANDS)
470#define CONFIG_CMD_DATE
471#define CONFIG_CMD_DTT
472#define CONFIG_CMD_EXT2
473#define CONFIG_CMD_FAT
474#define CONFIG_CMD_NAND
475#define CONFIG_CMD_PCI
476#define CONFIG_CMD_SATA
477#define CONFIG_CMD_SDRAM
478#define CONFIG_CMD_SNTP
479#define CONFIG_CMD_USB
480#elif defined(CONFIG_GLACIER)
481#define CONFIG_CMD_DATE
482#define CONFIG_CMD_DTT
483#define CONFIG_CMD_NAND
484#define CONFIG_CMD_PCI
485#define CONFIG_CMD_SDRAM
486#define CONFIG_CMD_SNTP
487#else
488#error "board type not defined"
489#endif
490
491
492#define CONFIG_MAC_PARTITION
493#define CONFIG_DOS_PARTITION
494#define CONFIG_ISO_PARTITION
495
496
497
498
499
500#define CONFIG_PCI
501#define CONFIG_PCI_PNP
502#define CONFIG_PCI_SCAN_SHOW
503#define CONFIG_PCI_CONFIG_HOST_BRIDGE
504
505
506#define CONFIG_SYS_PCI_TARGET_INIT
507#undef CONFIG_SYS_PCI_MASTER_INIT
508
509#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1014
510#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0xcafe
511
512#ifdef CONFIG_460GT
513#if defined(CONFIG_ARCHES)
514
515
516
517#define CONFIG_RAPIDIO
518#define CONFIG_SYS_460GT_SRIO_ERRATA_1
519
520#define SRGPL0_REG_BAR 0x0000000DAA000000ull
521#define SRGPL0_CFG_BAR 0x0000000DAB000000ull
522#define SRGPL0_MNT_BAR 0x0000000DAC000000ull
523#define SRGPL0_MSG_BAR 0x0000000DAD000000ull
524#define SRGPL0_OUT_BAR 0x0000000DB0000000ull
525
526#define CONFIG_SYS_SRGPL0_REG_BAR 0xAA000000
527#define CONFIG_SYS_SRGPL0_CFG_BAR 0xAB000000
528#define CONFIG_SYS_SRGPL0_MNT_BAR 0xAC000000
529#define CONFIG_SYS_SRGPL0_MSG_BAR 0xAD000000
530
531#define CONFIG_SYS_I2ODMA_BASE 0xCF000000
532#define CONFIG_SYS_I2ODMA_PHYS_ADDR 0x0000000400100000ull
533
534#define CONFIG_PPC4XX_RAPIDIO_PROMISCUOUS_MODE
535#undef CONFIG_PPC4XX_RAPIDIO_DEBUG
536#undef CONFIG_PPC4XX_RAPIDIO_IN_BAR_USE_OCM
537#define CONFIG_PPC4XX_RAPIDIO_USE_HB_PLB
538#undef CONFIG_PPC4XX_RAPIDIO_LOOPBACK
539#endif
540#endif
541
542
543
544
545#ifdef CONFIG_CMD_SATA
546#define CONFIG_SATA_DWC
547#define CONFIG_LIBATA
548#define SATA_BASE_ADDR 0xe20d1000
549#define SATA_DMA_REG_ADDR 0xe20d0800
550#define CONFIG_SYS_SATA_MAX_DEVICE 1
551
552#define ATA_SECTOR_WORDS (ATA_SECT_SIZE/2)
553#endif
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574#if defined(CONFIG_NAND_U_BOOT) || defined(CONFIG_NAND_SPL)
575
576#define CONFIG_SYS_EBC_PB3AP 0x10055e00
577#define CONFIG_SYS_EBC_PB3CR (CONFIG_SYS_BOOT_BASE_ADDR | 0x9a000)
578
579
580#define CONFIG_SYS_EBC_PB0AP 0x018003c0
581#define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_NAND_ADDR | 0x1E000)
582#else
583
584#define CONFIG_SYS_EBC_PB0AP 0x10055e00
585#define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_BOOT_BASE_ADDR | 0x9a000)
586
587#if !defined(CONFIG_ARCHES)
588
589#define CONFIG_SYS_EBC_PB3AP 0x018003c0
590#define CONFIG_SYS_EBC_PB3CR (CONFIG_SYS_NAND_ADDR | 0x1E000)
591#endif
592#endif
593
594#if !defined(CONFIG_ARCHES)
595
596#define CONFIG_SYS_EBC_PB2AP 0x00804240
597#define CONFIG_SYS_EBC_PB2CR (CONFIG_SYS_BCSR_BASE | 0x18000)
598
599#else
600
601
602#define CONFIG_SYS_EBC_PB1AP 0x7f8ffe80
603#define CONFIG_SYS_EBC_PB1CR (CONFIG_SYS_FPGA_BASE | 0x3a000)
604#endif
605
606#define CONFIG_SYS_EBC_CFG 0xbfc00000
607
608
609
610
611
612#if defined(CONFIG_ARCHES)
613#define GPIO43_USE GPIO_SEL
614#else
615#define GPIO43_USE GPIO_ALT1
616#endif
617
618
619
620
621#ifdef CONFIG_460EX
622
623#define CONFIG_SYS_4xx_GPIO_TABLE { \
624{ \
625 \
626{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
627{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
628{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
629{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
630{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
631{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
632{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
633{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
634{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
635{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
636{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
637{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
638{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
639{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
640{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
641{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
642{GPIO0_BASE, GPIO_IN , GPIO_SEL, GPIO_OUT_0}, \
643{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
644{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
645{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
646{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
647{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
648{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
649{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
650{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
651{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
652{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
653{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
654{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
655{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
656{GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, \
657{GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, \
658}, \
659{ \
660 \
661{GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, \
662{GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, \
663{GPIO1_BASE, GPIO_OUT, GPIO_ALT3, GPIO_OUT_1}, \
664{GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, \
665{GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, \
666{GPIO1_BASE, GPIO_BI , GPIO_ALT2, GPIO_OUT_0}, \
667{GPIO1_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, \
668{GPIO1_BASE, GPIO_IN , GPIO_ALT2, GPIO_OUT_0}, \
669{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
670{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
671{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
672{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
673{GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, \
674{GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, \
675{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
676{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
677{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
678{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
679{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
680{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
681{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
682{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
683{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
684{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
685{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
686{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
687{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
688{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
689{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
690{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
691{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
692{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
693} \
694}
695#else
696
697#define CONFIG_SYS_4xx_GPIO_TABLE { \
698{ \
699 \
700{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
701{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
702{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
703{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
704{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
705{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
706{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
707{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
708{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
709{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
710{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
711{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
712{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
713{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
714{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
715{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
716{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
717{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
718{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
719{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
720{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, \
721{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
722{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
723{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
724{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
725{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
726{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
727{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
728{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
729{GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
730{GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, \
731{GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, \
732}, \
733{ \
734 \
735{GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, \
736{GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, \
737{GPIO1_BASE, GPIO_OUT, GPIO_ALT3, GPIO_OUT_1}, \
738{GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, \
739{GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, \
740{GPIO1_BASE, GPIO_BI , GPIO_ALT2, GPIO_OUT_0}, \
741{GPIO1_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, \
742{GPIO1_BASE, GPIO_IN , GPIO_ALT2, GPIO_OUT_0}, \
743{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, \
744{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
745{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
746{GPIO1_BASE, GPIO_OUT, GPIO43_USE, GPIO_OUT_0}, \
747{GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, \
748{GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, \
749{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
750{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
751{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
752{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
753{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
754{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
755{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
756{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
757{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
758{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
759{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
760{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
761{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
762{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
763{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
764{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
765{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
766{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
767} \
768}
769#endif
770
771#endif
772