1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29#ifndef __CONFIG_H
30#define __CONFIG_H
31
32
33#define CONFIG_BOOKE 1
34#define CONFIG_E500 1
35#define CONFIG_MPC85xx 1
36#define CONFIG_CPM2 1
37#define CONFIG_MPC8555 1
38#define CONFIG_MPC8555CDS 1
39
40#define CONFIG_SYS_TEXT_BASE 0xfff80000
41
42#define CONFIG_PCI
43#define CONFIG_SYS_PCI_64BIT 1
44#define CONFIG_TSEC_ENET
45#define CONFIG_ENV_OVERWRITE
46#define CONFIG_FSL_LAW 1
47
48#define CONFIG_FSL_VIA
49
50
51#ifndef __ASSEMBLY__
52extern unsigned long get_clock_freq(void);
53#endif
54#define CONFIG_SYS_CLK_FREQ get_clock_freq()
55
56
57
58
59#define CONFIG_L2_CACHE
60#define CONFIG_BTB
61
62#define CONFIG_SYS_MEMTEST_START 0x00200000
63#define CONFIG_SYS_MEMTEST_END 0x00400000
64
65#define CONFIG_SYS_CCSRBAR 0xe0000000
66#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
67
68
69#define CONFIG_FSL_DDR1
70#define CONFIG_SPD_EEPROM
71#define CONFIG_DDR_SPD
72#undef CONFIG_FSL_DDR_INTERACTIVE
73
74#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
75
76#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
77#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
78
79#define CONFIG_NUM_DDR_CONTROLLERS 1
80#define CONFIG_DIMM_SLOTS_PER_CTLR 1
81#define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
82
83
84#define SPD_EEPROM_ADDRESS 0x51
85
86
87#ifndef CONFIG_SPD_EEPROM
88#error ("CONFIG_SPD_EEPROM is required by MPC85555CDS")
89#endif
90
91#undef CONFIG_CLOCKS_IN_MHZ
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127#define CONFIG_SYS_FLASH_BASE 0xff000000
128
129#define CONFIG_SYS_BR0_PRELIM 0xff801001
130#define CONFIG_SYS_BR1_PRELIM 0xff001001
131
132#define CONFIG_SYS_OR0_PRELIM 0xff806e65
133#define CONFIG_SYS_OR1_PRELIM 0xff806e65
134
135#define CONFIG_SYS_FLASH_BANKS_LIST {0xff800000, CONFIG_SYS_FLASH_BASE}
136#define CONFIG_SYS_MAX_FLASH_BANKS 2
137#define CONFIG_SYS_MAX_FLASH_SECT 128
138#undef CONFIG_SYS_FLASH_CHECKSUM
139#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
140#define CONFIG_SYS_FLASH_WRITE_TOUT 500
141
142#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
143
144#define CONFIG_FLASH_CFI_DRIVER
145#define CONFIG_SYS_FLASH_CFI
146#define CONFIG_SYS_FLASH_EMPTY_INFO
147
148
149
150
151
152#define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000
153#define CONFIG_SYS_LBC_SDRAM_SIZE 64
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173#define CONFIG_SYS_BR2_PRELIM 0xf0001861
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189#define CONFIG_SYS_OR2_PRELIM 0xfc006901
190
191#define CONFIG_SYS_LBC_LCRR 0x00030004
192#define CONFIG_SYS_LBC_LBCR 0x00000000
193#define CONFIG_SYS_LBC_LSRT 0x20000000
194#define CONFIG_SYS_LBC_MRTPR 0x00000000
195
196
197
198
199
200
201
202#define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_RFCR16 \
203 | LSDMR_PRETOACT7 \
204 | LSDMR_ACTTORW7 \
205 | LSDMR_BL8 \
206 | LSDMR_WRC4 \
207 | LSDMR_CL3 \
208 | LSDMR_RFEN \
209 )
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241#define CONFIG_FSL_CADMUS
242
243#define CADMUS_BASE_ADDR 0xf8000000
244#define CONFIG_SYS_BR3_PRELIM 0xf8000801
245#define CONFIG_SYS_OR3_PRELIM 0xfff00ff7
246
247#define CONFIG_SYS_INIT_RAM_LOCK 1
248#define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000
249#define CONFIG_SYS_INIT_RAM_SIZE 0x4000
250
251#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
252#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
253
254#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
255#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
256
257
258#define CONFIG_CONS_INDEX 2
259#define CONFIG_SYS_NS16550
260#define CONFIG_SYS_NS16550_SERIAL
261#define CONFIG_SYS_NS16550_REG_SIZE 1
262#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
263
264#define CONFIG_SYS_BAUDRATE_TABLE \
265 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
266
267#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
268#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
269
270
271#define CONFIG_SYS_HUSH_PARSER
272#ifdef CONFIG_SYS_HUSH_PARSER
273#endif
274
275
276#define CONFIG_OF_LIBFDT 1
277#define CONFIG_OF_BOARD_SETUP 1
278#define CONFIG_OF_STDOUT_VIA_ALIAS 1
279
280
281
282
283#define CONFIG_FSL_I2C
284#define CONFIG_HARD_I2C
285#undef CONFIG_SOFT_I2C
286#define CONFIG_SYS_I2C_SPEED 400000
287#define CONFIG_SYS_I2C_SLAVE 0x7F
288#define CONFIG_SYS_I2C_NOPROBES {0x69}
289#define CONFIG_SYS_I2C_OFFSET 0x3000
290
291
292#define CONFIG_ID_EEPROM
293#define CONFIG_SYS_I2C_EEPROM_CCID
294#define CONFIG_SYS_ID_EEPROM
295#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
296#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
297
298
299
300
301
302#define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000
303#define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
304#define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000
305#define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000
306#define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000
307#define CONFIG_SYS_PCI1_IO_BUS 0x00000000
308#define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000
309#define CONFIG_SYS_PCI1_IO_SIZE 0x00100000
310
311#define CONFIG_SYS_PCI2_MEM_VIRT 0xa0000000
312#define CONFIG_SYS_PCI2_MEM_BUS 0xa0000000
313#define CONFIG_SYS_PCI2_MEM_PHYS 0xa0000000
314#define CONFIG_SYS_PCI2_MEM_SIZE 0x20000000
315#define CONFIG_SYS_PCI2_IO_VIRT 0xe2100000
316#define CONFIG_SYS_PCI2_IO_BUS 0x00000000
317#define CONFIG_SYS_PCI2_IO_PHYS 0xe2100000
318#define CONFIG_SYS_PCI2_IO_SIZE 0x00100000
319
320#ifdef CONFIG_LEGACY
321#define BRIDGE_ID 17
322#define VIA_ID 2
323#else
324#define BRIDGE_ID 28
325#define VIA_ID 4
326#endif
327
328#if defined(CONFIG_PCI)
329
330#define CONFIG_PCI_PNP
331#define CONFIG_MPC85XX_PCI2
332
333#undef CONFIG_EEPRO100
334#undef CONFIG_TULIP
335
336#define CONFIG_PCI_SCAN_SHOW
337#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057
338
339#endif
340
341
342#if defined(CONFIG_TSEC_ENET)
343
344#define CONFIG_MII 1
345#define CONFIG_TSEC1 1
346#define CONFIG_TSEC1_NAME "TSEC0"
347#define CONFIG_TSEC2 1
348#define CONFIG_TSEC2_NAME "TSEC1"
349#define TSEC1_PHY_ADDR 0
350#define TSEC2_PHY_ADDR 1
351#define TSEC1_PHYIDX 0
352#define TSEC2_PHYIDX 0
353#define TSEC1_FLAGS TSEC_GIGABIT
354#define TSEC2_FLAGS TSEC_GIGABIT
355
356
357#define CONFIG_ETHPRIME "TSEC0"
358
359#endif
360
361
362
363
364#define CONFIG_ENV_IS_IN_FLASH 1
365#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000)
366#define CONFIG_ENV_SECT_SIZE 0x40000
367#define CONFIG_ENV_SIZE 0x2000
368
369#define CONFIG_LOADS_ECHO 1
370#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
371
372
373
374
375#define CONFIG_BOOTP_BOOTFILESIZE
376#define CONFIG_BOOTP_BOOTPATH
377#define CONFIG_BOOTP_GATEWAY
378#define CONFIG_BOOTP_HOSTNAME
379
380
381
382
383
384#include <config_cmd_default.h>
385
386#define CONFIG_CMD_PING
387#define CONFIG_CMD_I2C
388#define CONFIG_CMD_MII
389#define CONFIG_CMD_ELF
390#define CONFIG_CMD_IRQ
391#define CONFIG_CMD_SETEXPR
392#define CONFIG_CMD_REGINFO
393
394#if defined(CONFIG_PCI)
395 #define CONFIG_CMD_PCI
396#endif
397
398
399#undef CONFIG_WATCHDOG
400
401
402
403
404#define CONFIG_SYS_LONGHELP
405#define CONFIG_CMDLINE_EDITING
406#define CONFIG_AUTO_COMPLETE
407#define CONFIG_SYS_LOAD_ADDR 0x2000000
408#define CONFIG_SYS_PROMPT "=> "
409#if defined(CONFIG_CMD_KGDB)
410#define CONFIG_SYS_CBSIZE 1024
411#else
412#define CONFIG_SYS_CBSIZE 256
413#endif
414#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
415#define CONFIG_SYS_MAXARGS 16
416#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
417#define CONFIG_SYS_HZ 1000
418
419
420
421
422
423
424#define CONFIG_SYS_BOOTMAPSZ (64 << 20)
425#define CONFIG_SYS_BOOTM_LEN (64 << 20)
426
427#if defined(CONFIG_CMD_KGDB)
428#define CONFIG_KGDB_BAUDRATE 230400
429#define CONFIG_KGDB_SER_INDEX 2
430#endif
431
432
433
434
435
436
437#if defined(CONFIG_TSEC_ENET)
438#define CONFIG_HAS_ETH0
439#define CONFIG_ETHADDR 00:E0:0C:00:00:FD
440#define CONFIG_HAS_ETH1
441#define CONFIG_ETH1ADDR 00:E0:0C:00:01:FD
442#define CONFIG_HAS_ETH2
443#define CONFIG_ETH2ADDR 00:E0:0C:00:02:FD
444#endif
445
446#define CONFIG_IPADDR 192.168.1.253
447
448#define CONFIG_HOSTNAME unknown
449#define CONFIG_ROOTPATH "/nfsroot"
450#define CONFIG_BOOTFILE "your.uImage"
451
452#define CONFIG_SERVERIP 192.168.1.1
453#define CONFIG_GATEWAYIP 192.168.1.1
454#define CONFIG_NETMASK 255.255.255.0
455
456#define CONFIG_LOADADDR 200000
457
458#define CONFIG_BOOTDELAY 10
459#undef CONFIG_BOOTARGS
460
461#define CONFIG_BAUDRATE 115200
462
463#define CONFIG_EXTRA_ENV_SETTINGS \
464 "netdev=eth0\0" \
465 "consoledev=ttyS1\0" \
466 "ramdiskaddr=600000\0" \
467 "ramdiskfile=your.ramdisk.u-boot\0" \
468 "fdtaddr=400000\0" \
469 "fdtfile=your.fdt.dtb\0"
470
471#define CONFIG_NFSBOOTCOMMAND \
472 "setenv bootargs root=/dev/nfs rw " \
473 "nfsroot=$serverip:$rootpath " \
474 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
475 "console=$consoledev,$baudrate $othbootargs;" \
476 "tftp $loadaddr $bootfile;" \
477 "tftp $fdtaddr $fdtfile;" \
478 "bootm $loadaddr - $fdtaddr"
479
480#define CONFIG_RAMBOOTCOMMAND \
481 "setenv bootargs root=/dev/ram rw " \
482 "console=$consoledev,$baudrate $othbootargs;" \
483 "tftp $ramdiskaddr $ramdiskfile;" \
484 "tftp $loadaddr $bootfile;" \
485 "bootm $loadaddr $ramdiskaddr"
486
487#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
488
489#endif
490