1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35#ifndef __CONFIG_H
36#define __CONFIG_H
37
38
39#define CONFIG_BOOKE 1
40#define CONFIG_E500 1
41#define CONFIG_MPC85xx 1
42#define CONFIG_CPM2 1
43#define CONFIG_STXSSA 1
44#define CONFIG_MPC8560 1
45
46#define CONFIG_SYS_TEXT_BASE 0xFFF80000
47
48#define CONFIG_PCI
49#define CONFIG_TSEC_ENET
50#undef CONFIG_ETHER_ON_FCC
51#define CONFIG_ENV_OVERWRITE
52
53#define CONFIG_FSL_LAW 1
54
55
56
57
58#define CONFIG_SYS_CLK_FREQ 33000000
59
60
61
62#define CONFIG_SHOW_ACTIVITY 1
63
64
65
66
67#define CONFIG_L2_CACHE
68#define CONFIG_BTB
69
70#define CONFIG_BOARD_EARLY_INIT_F 1
71
72#undef CONFIG_SYS_DRAM_TEST
73#define CONFIG_SYS_MEMTEST_START 0x00200000
74#define CONFIG_SYS_MEMTEST_END 0x00400000
75
76
77
78
79
80
81
82#define CONFIG_SYS_LBC_OPTION_BASE 0xF0000000
83#define CONFIG_SYS_LBC_OPTION_SIZE 256
84
85
86
87
88
89#ifdef CONFIG_STXSSA_4M
90#define CONFIG_SYS_FLASH_BASE 0xFFC00000
91#else
92#define CONFIG_SYS_FLASH_BASE 0xFC000000
93#endif
94#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | 0x1801)
95#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_FLASH_BASE | 0x0FF7)
96
97#define CONFIG_SYS_FLASH_CFI 1
98#define CONFIG_FLASH_CFI_DRIVER 1
99#undef CONFIG_SYS_FLASH_USE_BUFFER_WRITE
100#define CONFIG_SYS_MAX_FLASH_SECT 256
101#define CONFIG_SYS_MAX_FLASH_BANKS 1
102
103#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
104
105#define CONFIG_SYS_FLASH_PROTECTION
106
107
108
109
110#define CONFIG_SYS_LBC_CFGLATCH_BASE 0xFB000000
111#define CONFIG_SYS_BR1_PRELIM 0xFB001801
112#define CONFIG_SYS_OR1_PRELIM 0xFFFF0FF7
113
114#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
115
116#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
117#define CONFIG_SYS_RAMBOOT
118#else
119#undef CONFIG_SYS_RAMBOOT
120#endif
121
122#ifdef CONFIG_SYS_RAMBOOT
123#define CONFIG_SYS_CCSRBAR_DEFAULT 0x40000000
124#endif
125
126#define CONFIG_SYS_CCSRBAR 0xe0000000
127#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
128
129
130#define CONFIG_FSL_DDR1
131#define CONFIG_SPD_EEPROM
132#define CONFIG_DDR_SPD
133#undef CONFIG_FSL_DDR_INTERACTIVE
134
135#undef CONFIG_DDR_ECC
136#define CONFIG_DDR_2T_TIMING
137
138#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
139
140#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
141#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
142
143#define CONFIG_NUM_DDR_CONTROLLERS 1
144#define CONFIG_DIMM_SLOTS_PER_CTLR 1
145#define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
146
147
148#define SPD_EEPROM_ADDRESS 0x54
149
150#undef CONFIG_CLOCKS_IN_MHZ
151
152
153#define CONFIG_SYS_BR2_PRELIM 0xf8001861
154#define CONFIG_SYS_OR2_PRELIM 0xfc006901
155#define CONFIG_SYS_LBC_LCRR 0x00030004
156#define CONFIG_SYS_LBC_LBCR 0x00000000
157#define CONFIG_SYS_LBC_LSRT 0x20000000
158#define CONFIG_SYS_LBC_MRTPR 0x20000000
159#define CONFIG_SYS_LBC_LSDMR_1 0x2861b723
160#define CONFIG_SYS_LBC_LSDMR_2 0x0861b723
161#define CONFIG_SYS_LBC_LSDMR_3 0x0861b723
162#define CONFIG_SYS_LBC_LSDMR_4 0x1861b723
163#define CONFIG_SYS_LBC_LSDMR_5 0x4061b723
164
165#define CONFIG_SYS_INIT_RAM_LOCK 1
166#define CONFIG_SYS_INIT_RAM_ADDR 0x60000000
167#define CONFIG_SYS_INIT_RAM_SIZE 0x4000
168
169#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
170#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
171
172#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
173#define CONFIG_SYS_MALLOC_LEN (512 * 1024)
174
175
176#define CONFIG_CONS_INDEX 2
177#define CONFIG_SYS_NS16550
178#define CONFIG_SYS_NS16550_SERIAL
179#define CONFIG_SYS_NS16550_REG_SIZE 1
180#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
181
182#define CONFIG_SYS_BAUDRATE_TABLE \
183 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
184
185#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
186#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
187
188#define CONFIG_CMDLINE_EDITING 1
189#define CONFIG_AUTO_COMPLETE 1
190#define CONFIG_SYS_HUSH_PARSER 1
191
192
193#define CONFIG_OF_LIBFDT 1
194#define CONFIG_OF_BOARD_SETUP 1
195#define CONFIG_OF_STDOUT_VIA_ALIAS 1
196
197
198
199
200#define CONFIG_FSL_I2C
201#define CONFIG_HARD_I2C
202#undef CONFIG_SOFT_I2C
203#define CONFIG_SYS_I2C_SPEED 400000
204#define CONFIG_SYS_I2C_SLAVE 0x7F
205#undef CONFIG_SYS_I2C_NOPROBES
206#define CONFIG_SYS_I2C_OFFSET 0x3000
207
208
209#define CONFIG_RTC_DS1337
210#define CONFIG_SYS_I2C_RTC_ADDR 0x68
211
212
213
214#define CONFIG_SYS_I2C_EEPROM_ADDR 0x51
215#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
216#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5
217#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20
218
219
220
221
222
223#define CONFIG_SYS_PCI1_MEM_BASE 0x80000000
224#define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE
225#define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000
226#define CONFIG_SYS_PCI1_IO_BASE 0x00000000
227#define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000
228#define CONFIG_SYS_PCI1_IO_SIZE 0x01000000
229
230#define CONFIG_SYS_PCI2_MEM_BASE 0xa0000000
231#define CONFIG_SYS_PCI2_MEM_PHYS CONFIG_SYS_PCI2_MEM_BASE
232#define CONFIG_SYS_PCI2_MEM_SIZE 0x20000000
233#define CONFIG_SYS_PCI2_IO_BASE 0x00000000
234#define CONFIG_SYS_PCI2_IO_PHYS 0xe3000000
235#define CONFIG_SYS_PCI2_IO_SIZE 0x01000000
236
237#if defined(CONFIG_PCI)
238#define CONFIG_MPC85XX_PCI2 1
239#define CONFIG_PCI_PNP
240
241#define CONFIG_EEPRO100
242#define CONFIG_TULIP
243
244#if !defined(CONFIG_PCI_PNP)
245 #define PCI_ENET0_IOADDR 0xe0000000
246 #define PCI_ENET0_MEMADDR 0xe0000000
247 #define PCI_IDSEL_NUMBER 0x0c
248#endif
249
250#define CONFIG_PCI_SCAN_SHOW
251#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057
252
253#endif
254
255#if defined(CONFIG_TSEC_ENET)
256
257#define CONFIG_MII 1
258
259#define CONFIG_TSEC1 1
260#define CONFIG_TSEC1_NAME "TSEC0"
261#define CONFIG_TSEC2 1
262#define CONFIG_TSEC2_NAME "TSEC1"
263
264#define TSEC1_PHY_ADDR 2
265#define TSEC2_PHY_ADDR 4
266#define TSEC1_PHYIDX 0
267#define TSEC2_PHYIDX 0
268#define TSEC1_FLAGS TSEC_GIGABIT
269#define TSEC2_FLAGS TSEC_GIGABIT
270#define CONFIG_ETHPRIME "TSEC0"
271
272#elif defined(CONFIG_ETHER_ON_FCC)
273
274#define CONFIG_ETHER_ON_FCC2
275#undef CONFIG_ETHER_NONE
276#define CONFIG_ETHER_INDEX 2
277
278#if (CONFIG_ETHER_INDEX == 2)
279
280
281
282
283
284
285 #define CONFIG_SYS_CMXFCR_MASK2 (CMXFCR_FC2 | CMXFCR_RF2CS_MSK | CMXFCR_TF2CS_MSK)
286 #define CONFIG_SYS_CMXFCR_VALUE2 (CMXFCR_RF2CS_CLK13 | CMXFCR_TF2CS_CLK14)
287 #define CONFIG_SYS_CPMFCR_RAMTYPE 0
288#if 0
289 #define CONFIG_SYS_FCC_PSMR (FCC_PSMR_FDE)
290#else
291 #define CONFIG_SYS_FCC_PSMR 0
292#endif
293 #define FETH2_RST 0x01
294#elif (CONFIG_ETHER_INDEX == 3)
295
296 #define FETH3_RST 0x80
297#endif
298
299
300
301#define CONFIG_MII
302#undef CONFIG_BITBANGMII
303
304#endif
305
306
307#if 0
308# define CONFIG_ENV_IS_IN_EEPROM 1
309# define CONFIG_ENV_OFFSET 0
310# define CONFIG_ENV_SIZE 2048
311#else
312# define CONFIG_ENV_IS_IN_FLASH 1
313# ifdef CONFIG_STXSSA_4M
314# define CONFIG_ENV_SECT_SIZE 0x20000
315# else
316# define CONFIG_ENV_SECT_SIZE 0x40000
317# endif
318# define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)
319# define CONFIG_ENV_SIZE 0x4000
320# define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR - CONFIG_ENV_SECT_SIZE)
321# define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
322#endif
323
324#define CONFIG_LOADS_ECHO 1
325#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
326
327#define CONFIG_TIMESTAMP
328
329
330
331
332
333#define CONFIG_BOOTP_BOOTFILESIZE
334#define CONFIG_BOOTP_BOOTPATH
335#define CONFIG_BOOTP_GATEWAY
336#define CONFIG_BOOTP_HOSTNAME
337
338
339
340
341
342#include <config_cmd_default.h>
343
344#define CONFIG_CMD_DATE
345#define CONFIG_CMD_DHCP
346#define CONFIG_CMD_EEPROM
347#define CONFIG_CMD_I2C
348#define CONFIG_CMD_NFS
349#define CONFIG_CMD_PING
350#define CONFIG_CMD_SNTP
351#define CONFIG_CMD_REGINFO
352
353#if defined(CONFIG_PCI)
354 #define CONFIG_CMD_PCI
355#endif
356
357#if defined(CONFIG_TSEC_ENET) || defined(CONFIG_ETHER_ON_FCC)
358 #define CONFIG_CMD_MII
359#endif
360
361#if defined(CONFIG_SYS_RAMBOOT)
362 #undef CONFIG_CMD_SAVEENV
363 #undef CONFIG_CMD_LOADS
364#else
365 #define CONFIG_CMD_ELF
366#endif
367
368
369#undef CONFIG_WATCHDOG
370
371
372
373
374#define CONFIG_SYS_LONGHELP
375#define CONFIG_SYS_PROMPT "SSA=> "
376#if defined(CONFIG_CMD_KGDB)
377#define CONFIG_SYS_CBSIZE 1024
378#else
379#define CONFIG_SYS_CBSIZE 256
380#endif
381#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
382#define CONFIG_SYS_MAXARGS 16
383#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
384#define CONFIG_SYS_LOAD_ADDR 0x1000000
385#define CONFIG_SYS_HZ 1000
386
387
388
389
390
391
392#define CONFIG_SYS_BOOTMAPSZ (8 << 20)
393
394#if defined(CONFIG_CMD_KGDB)
395#define CONFIG_KGDB_BAUDRATE 230400
396#define CONFIG_KGDB_SER_INDEX 2
397#endif
398
399
400#if defined(CONFIG_TSEC_ENET) || defined(CONFIG_ETHER_ON_FCC)
401#define CONFIG_HAS_ETH0
402#define CONFIG_ETHADDR 00:e0:0c:07:9b:8a
403#define CONFIG_HAS_ETH1
404#define CONFIG_ETH1ADDR 00:e0:0c:07:9b:8b
405#define CONFIG_HAS_ETH2
406#define CONFIG_ETH2ADDR 00:e0:0c:07:9b:8c
407#endif
408
409
410
411
412
413
414#ifdef CONFIG_ENV_IS_IN_EEPROM
415
416#define CONFIG_BAUDRATE 38400
417
418#define CONFIG_BOOTDELAY 3
419#define CONFIG_BOOTCOMMAND "bootm 0xffc00000 0xffd00000"
420#define CONFIG_BOOTARGS "root=/dev/nfs rw ip=any console=ttyS1,$baudrate"
421#define CONFIG_SERVERIP 192.168.85.1
422#define CONFIG_IPADDR 192.168.85.60
423#define CONFIG_GATEWAYIP 192.168.85.1
424#define CONFIG_NETMASK 255.255.255.0
425#define CONFIG_HOSTNAME STX_SSA
426#define CONFIG_ROOTPATH "/gppproot"
427#define CONFIG_BOOTFILE "uImage"
428#define CONFIG_LOADADDR 0x1000000
429
430#else
431
432#define CONFIG_BAUDRATE 115200
433
434#define CONFIG_BOOTDELAY 5
435
436#define CONFIG_PREBOOT "echo;" \
437 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
438 "echo"
439
440#undef CONFIG_BOOTARGS
441
442#define CONFIG_EXTRA_ENV_SETTINGS \
443 "hostname=gp3ssa\0" \
444 "bootfile=/tftpboot/gp3ssa/uImage\0" \
445 "loadaddr=400000\0" \
446 "netdev=eth0\0" \
447 "consdev=ttyS1\0" \
448 "nfsargs=setenv bootargs root=/dev/nfs rw " \
449 "nfsroot=$serverip:$rootpath\0" \
450 "ramargs=setenv bootargs root=/dev/ram rw\0" \
451 "addip=setenv bootargs $bootargs " \
452 "ip=$ipaddr:$serverip:$gatewayip:$netmask" \
453 ":$hostname:$netdev:off panic=1\0" \
454 "addcons=setenv bootargs $bootargs " \
455 "console=$consdev,$baudrate\0" \
456 "flash_nfs=run nfsargs addip addcons;" \
457 "bootm $kernel_addr\0" \
458 "flash_self=run ramargs addip addcons;" \
459 "bootm $kernel_addr $ramdisk_addr\0" \
460 "net_nfs=tftp $loadaddr $bootfile;" \
461 "run nfsargs addip addcons;bootm\0" \
462 "rootpath=/opt/eldk/ppc_85xx\0" \
463 "kernel_addr=FC000000\0" \
464 "ramdisk_addr=FC200000\0" \
465 ""
466#define CONFIG_BOOTCOMMAND "run flash_self"
467
468#endif
469
470#endif
471