1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30
31
32
33#define CONFIG_BOOKE 1
34#define CONFIG_E500 1
35#define CONFIG_MPC85xx 1
36#define CONFIG_MPC8548 1
37#define CONFIG_XPEDITE5200 1
38#define CONFIG_SYS_BOARD_NAME "XPedite5200"
39#define CONFIG_SYS_FORM_PMC_XMC 1
40#define CONFIG_BOARD_EARLY_INIT_R
41
42#ifndef CONFIG_SYS_TEXT_BASE
43#define CONFIG_SYS_TEXT_BASE 0xfff80000
44#endif
45
46#define CONFIG_PCI 1
47#define CONFIG_PCI_PNP 1
48#define CONFIG_PCI_SCAN_SHOW 1
49#define CONFIG_PCI1 1
50#define CONFIG_FSL_PCI_INIT 1
51#define CONFIG_SYS_PCI_64BIT 1
52#define CONFIG_FSL_LAW 1
53
54
55
56
57#define CONFIG_FSL_DDR2
58#undef CONFIG_FSL_DDR_INTERACTIVE
59#define CONFIG_SPD_EEPROM
60#define CONFIG_DDR_SPD
61#define CONFIG_MEM_INIT_VALUE 0xdeadbeef
62#define SPD_EEPROM_ADDRESS 0x54
63#define CONFIG_NUM_DDR_CONTROLLERS 1
64#define CONFIG_DIMM_SLOTS_PER_CTLR 1
65#define CONFIG_CHIP_SELECTS_PER_CTRL 2
66#define CONFIG_DDR_ECC
67#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
68#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
69#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
70#define CONFIG_VERY_BIG_RAM
71
72#define CONFIG_SYS_CLK_FREQ 66666666
73
74
75
76
77#define CONFIG_L2_CACHE
78#define CONFIG_BTB
79#define CONFIG_ENABLE_36BIT_PHYS 1
80
81#define CONFIG_SYS_CCSRBAR 0xef000000
82#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
83
84
85
86
87#define CONFIG_SYS_ALT_MEMTEST
88#define CONFIG_SYS_MEMTEST_START 0x10000000
89#define CONFIG_SYS_MEMTEST_END 0x20000000
90#define CONFIG_POST (CONFIG_SYS_POST_MEMORY | \
91 CONFIG_SYS_POST_I2C)
92#define I2C_ADDR_LIST {CONFIG_SYS_I2C_MAX1237_ADDR, \
93 CONFIG_SYS_I2C_EEPROM_ADDR, \
94 CONFIG_SYS_I2C_PCA953X_ADDR0, \
95 CONFIG_SYS_I2C_PCA953X_ADDR1, \
96 CONFIG_SYS_I2C_RTC_ADDR}
97
98
99
100
101
102
103
104
105
106
107
108
109
110#define CONFIG_SYS_LBC_LCRR (LCRR_CLKDIV_8 | LCRR_EADC_3)
111
112
113
114
115#define CONFIG_SYS_NAND_BASE 0xef800000
116#define CONFIG_SYS_NAND_BASE2 0xef840000
117#define CONFIG_SYS_MAX_NAND_DEVICE 1
118#define CONFIG_NAND_ACTL
119#define CONFIG_SYS_NAND_ACTL_CLE (1 << 3)
120#define CONFIG_SYS_NAND_ACTL_ALE (1 << 4)
121#define CONFIG_SYS_NAND_ACTL_NCE (0)
122#define CONFIG_SYS_NAND_ACTL_DELAY 25
123
124
125
126
127#define CONFIG_SYS_FLASH_BASE 0xfc000000
128#define CONFIG_SYS_FLASH_BASE2 0xf8000000
129#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE2}
130#define CONFIG_SYS_MAX_FLASH_BANKS 2
131#define CONFIG_SYS_MAX_FLASH_SECT 1024
132#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
133#define CONFIG_SYS_FLASH_WRITE_TOUT 500
134#define CONFIG_FLASH_CFI_DRIVER
135#define CONFIG_SYS_FLASH_CFI
136#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
137#define CONFIG_SYS_FLASH_AUTOPROTECT_LIST { {0xfff40000, 0xc0000}, \
138 {0xfbf40000, 0xc0000} }
139#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
140
141
142
143
144
145#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
146 BR_PS_16 | \
147 BR_V)
148#define CONFIG_SYS_OR0_PRELIM (OR_AM_64MB | \
149 OR_GPCM_ACS_DIV4 | \
150 OR_GPCM_SCY_8)
151
152
153#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_FLASH_BASE2 | \
154 BR_PS_16 | \
155 BR_V)
156#define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM
157
158
159#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_NAND_BASE | \
160 BR_PS_8 | \
161 BR_V)
162
163
164#define CONFIG_SYS_OR2_PRELIM (OR_AM_256KB | \
165 OR_GPCM_BCTLD | \
166 OR_GPCM_CSNT | \
167 OR_GPCM_ACS_DIV4 | \
168 OR_GPCM_SCY_4 | \
169 OR_GPCM_TRLX | \
170 OR_GPCM_EHTR)
171
172
173#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_NAND_BASE2 | \
174 BR_PS_8 | \
175 BR_V)
176#define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM
177
178
179
180
181#define CONFIG_SYS_INIT_RAM_LOCK 1
182#define CONFIG_SYS_INIT_RAM_ADDR 0xe0000000
183#define CONFIG_SYS_INIT_RAM_SIZE 0x4000
184
185#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
186#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
187
188#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
189#define CONFIG_SYS_MALLOC_LEN (1024 * 1024)
190
191
192
193
194#define CONFIG_CONS_INDEX 1
195#define CONFIG_SYS_NS16550
196#define CONFIG_SYS_NS16550_SERIAL
197#define CONFIG_SYS_NS16550_REG_SIZE 1
198#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
199#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
200#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
201#define CONFIG_SYS_BAUDRATE_TABLE \
202 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
203#define CONFIG_BAUDRATE 115200
204#define CONFIG_LOADS_ECHO 1
205#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
206
207
208
209
210#define CONFIG_SYS_HUSH_PARSER
211
212
213
214
215#define CONFIG_OF_LIBFDT 1
216#define CONFIG_OF_BOARD_SETUP 1
217#define CONFIG_OF_STDOUT_VIA_ALIAS 1
218
219
220
221
222#define CONFIG_FSL_I2C
223#define CONFIG_HARD_I2C
224#define CONFIG_SYS_I2C_SPEED 400000
225#define CONFIG_SYS_I2C_SLAVE 0x7F
226#define CONFIG_SYS_I2C_OFFSET 0x3000
227#define CONFIG_SYS_I2C2_OFFSET 0x3100
228#define CONFIG_I2C_MULTI_BUS
229
230
231#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
232#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
233#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6
234#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
235
236
237#define CONFIG_RTC_M41T11 1
238#define CONFIG_SYS_I2C_RTC_ADDR 0x68
239#define CONFIG_SYS_M41T11_BASE_YEAR 2000
240
241
242#define CONFIG_PCA953X
243#define CONFIG_SYS_I2C_PCA953X_ADDR0 0x18
244#define CONFIG_SYS_I2C_PCA953X_ADDR1 0x19
245#define CONFIG_SYS_I2C_PCA953X_ADDR CONFIG_SYS_I2C_PCA953X_ADDR0
246
247
248#define CONFIG_SYS_PCA953X_BRD_CFG0 0x01
249#define CONFIG_SYS_PCA953X_BRD_CFG1 0x02
250#define CONFIG_SYS_PCA953X_BRD_CFG2 0x04
251#define CONFIG_SYS_PCA953X_XMC_ROOT0 0x08
252#define CONFIG_SYS_PCA953X_FLASH_PASS_CS 0x10
253#define CONFIG_SYS_PCA953X_NVM_WP 0x20
254#define CONFIG_SYS_PCA953X_MONARCH 0x40
255#define CONFIG_SYS_PCA953X_EREADY 0x80
256
257
258#define CONFIG_SYS_PCA953X_P14_IO0 0x01
259#define CONFIG_SYS_PCA953X_P14_IO1 0x02
260#define CONFIG_SYS_PCA953X_P14_IO2 0x04
261#define CONFIG_SYS_PCA953X_P14_IO3 0x08
262#define CONFIG_SYS_PCA953X_P14_IO4 0x10
263#define CONFIG_SYS_PCA953X_P14_IO5 0x20
264#define CONFIG_SYS_PCA953X_P14_IO6 0x40
265#define CONFIG_SYS_PCA953X_P14_IO7 0x80
266
267
268#define CONFIG_SYS_I2C_MAX1237_ADDR 0x34
269
270
271
272
273
274#define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
275#define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BUS
276#define CONFIG_SYS_PCI1_MEM_SIZE 0x40000000
277#define CONFIG_SYS_PCI1_IO_BUS 0x00000000
278#define CONFIG_SYS_PCI1_IO_PHYS 0xe8000000
279#define CONFIG_SYS_PCI1_IO_SIZE 0x00800000
280
281
282
283
284#define CONFIG_TSEC_ENET
285#define CONFIG_PHY_GIGE 1
286#define CONFIG_MII 1
287#define CONFIG_ETHPRIME "eTSEC1"
288
289#define CONFIG_TSEC1 1
290#define CONFIG_TSEC1_NAME "eTSEC1"
291#define TSEC1_FLAGS TSEC_GIGABIT
292#define TSEC1_PHY_ADDR 1
293#define TSEC1_PHYIDX 0
294#define CONFIG_HAS_ETH0
295
296#define CONFIG_TSEC2 1
297#define CONFIG_TSEC2_NAME "eTSEC2"
298#define TSEC2_FLAGS TSEC_GIGABIT
299#define TSEC2_PHY_ADDR 2
300#define TSEC2_PHYIDX 0
301#define CONFIG_HAS_ETH1
302
303#define CONFIG_TSEC3 1
304#define CONFIG_TSEC3_NAME "eTSEC3"
305#define TSEC3_FLAGS TSEC_GIGABIT
306#define TSEC3_PHY_ADDR 3
307#define TSEC3_PHYIDX 0
308#define CONFIG_HAS_ETH2
309
310#define CONFIG_TSEC4 1
311#define CONFIG_TSEC4_NAME "eTSEC4"
312#define TSEC4_FLAGS TSEC_GIGABIT
313#define TSEC4_PHY_ADDR 4
314#define TSEC4_PHYIDX 0
315#define CONFIG_HAS_ETH3
316
317
318
319
320#define CONFIG_BOOTP_BOOTFILESIZE
321#define CONFIG_BOOTP_BOOTPATH
322#define CONFIG_BOOTP_GATEWAY
323
324
325
326
327#include <config_cmd_default.h>
328
329#define CONFIG_CMD_ASKENV
330#define CONFIG_CMD_DATE
331#define CONFIG_CMD_DHCP
332#define CONFIG_CMD_EEPROM
333#define CONFIG_CMD_ELF
334#define CONFIG_CMD_SAVEENV
335#define CONFIG_CMD_FLASH
336#define CONFIG_CMD_I2C
337#define CONFIG_CMD_JFFS2
338#define CONFIG_CMD_MII
339#define CONFIG_CMD_NAND
340#define CONFIG_CMD_NET
341#define CONFIG_CMD_PCA953X
342#define CONFIG_CMD_PCA953X_INFO
343#define CONFIG_CMD_PCI
344#define CONFIG_CMD_PCI_ENUM
345#define CONFIG_CMD_PING
346#define CONFIG_CMD_SNTP
347#define CONFIG_CMD_REGINFO
348
349
350
351
352#define CONFIG_SYS_LONGHELP
353#define CONFIG_SYS_LOAD_ADDR 0x2000000
354#define CONFIG_SYS_PROMPT "=> "
355#define CONFIG_SYS_CBSIZE 256
356#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
357#define CONFIG_SYS_MAXARGS 16
358#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
359#define CONFIG_SYS_HZ 1000
360#define CONFIG_CMDLINE_EDITING 1
361#define CONFIG_AUTO_COMPLETE 1
362#define CONFIG_LOADADDR 0x1000000
363#define CONFIG_BOOTDELAY 3
364#define CONFIG_PANIC_HANG
365#define CONFIG_PREBOOT
366#define CONFIG_FIT 1
367#define CONFIG_FIT_VERBOSE 1
368#define CONFIG_INTEGRITY
369#define CONFIG_INTERRUPTS
370
371
372
373
374
375
376#define CONFIG_SYS_BOOTMAPSZ (16 << 20)
377#define CONFIG_SYS_BOOTM_LEN (16 << 20)
378
379
380
381
382#define CONFIG_ENV_IS_IN_FLASH 1
383#define CONFIG_ENV_SECT_SIZE 0x20000
384#define CONFIG_ENV_SIZE 0x8000
385#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - (256 * 1024))
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401#define CONFIG_UBOOT1_ENV_ADDR MK_STR(0xfff80000)
402#define CONFIG_UBOOT2_ENV_ADDR MK_STR(0xfbf80000)
403#define CONFIG_FDT1_ENV_ADDR MK_STR(0xfff00000)
404#define CONFIG_FDT2_ENV_ADDR MK_STR(0xfbf00000)
405#define CONFIG_OS1_ENV_ADDR MK_STR(0xfef00000)
406#define CONFIG_OS2_ENV_ADDR MK_STR(0xfaf00000)
407
408#define CONFIG_PROG_UBOOT1 \
409 "$download_cmd $loadaddr $ubootfile; " \
410 "if test $? -eq 0; then " \
411 "protect off "CONFIG_UBOOT1_ENV_ADDR" +80000; " \
412 "erase "CONFIG_UBOOT1_ENV_ADDR" +80000; " \
413 "cp.w $loadaddr "CONFIG_UBOOT1_ENV_ADDR" 40000; " \
414 "protect on "CONFIG_UBOOT1_ENV_ADDR" +80000; " \
415 "cmp.b $loadaddr "CONFIG_UBOOT1_ENV_ADDR" 80000; " \
416 "if test $? -ne 0; then " \
417 "echo PROGRAM FAILED; " \
418 "else; " \
419 "echo PROGRAM SUCCEEDED; " \
420 "fi; " \
421 "else; " \
422 "echo DOWNLOAD FAILED; " \
423 "fi;"
424
425#define CONFIG_PROG_UBOOT2 \
426 "$download_cmd $loadaddr $ubootfile; " \
427 "if test $? -eq 0; then " \
428 "protect off "CONFIG_UBOOT2_ENV_ADDR" +80000; " \
429 "erase "CONFIG_UBOOT2_ENV_ADDR" +80000; " \
430 "cp.w $loadaddr "CONFIG_UBOOT2_ENV_ADDR" 40000; " \
431 "protect on "CONFIG_UBOOT2_ENV_ADDR" +80000; " \
432 "cmp.b $loadaddr "CONFIG_UBOOT2_ENV_ADDR" 80000; " \
433 "if test $? -ne 0; then " \
434 "echo PROGRAM FAILED; " \
435 "else; " \
436 "echo PROGRAM SUCCEEDED; " \
437 "fi; " \
438 "else; " \
439 "echo DOWNLOAD FAILED; " \
440 "fi;"
441
442#define CONFIG_BOOT_OS_NET \
443 "$download_cmd $osaddr $osfile; " \
444 "if test $? -eq 0; then " \
445 "if test -n $fdtaddr; then " \
446 "$download_cmd $fdtaddr $fdtfile; " \
447 "if test $? -eq 0; then " \
448 "bootm $osaddr - $fdtaddr; " \
449 "else; " \
450 "echo FDT DOWNLOAD FAILED; " \
451 "fi; " \
452 "else; " \
453 "bootm $osaddr; " \
454 "fi; " \
455 "else; " \
456 "echo OS DOWNLOAD FAILED; " \
457 "fi;"
458
459#define CONFIG_PROG_OS1 \
460 "$download_cmd $osaddr $osfile; " \
461 "if test $? -eq 0; then " \
462 "erase "CONFIG_OS1_ENV_ADDR" +$filesize; " \
463 "cp.b $osaddr "CONFIG_OS1_ENV_ADDR" $filesize; " \
464 "cmp.b $osaddr "CONFIG_OS1_ENV_ADDR" $filesize; " \
465 "if test $? -ne 0; then " \
466 "echo OS PROGRAM FAILED; " \
467 "else; " \
468 "echo OS PROGRAM SUCCEEDED; " \
469 "fi; " \
470 "else; " \
471 "echo OS DOWNLOAD FAILED; " \
472 "fi;"
473
474#define CONFIG_PROG_OS2 \
475 "$download_cmd $osaddr $osfile; " \
476 "if test $? -eq 0; then " \
477 "erase "CONFIG_OS2_ENV_ADDR" +$filesize; " \
478 "cp.b $osaddr "CONFIG_OS2_ENV_ADDR" $filesize; " \
479 "cmp.b $osaddr "CONFIG_OS2_ENV_ADDR" $filesize; " \
480 "if test $? -ne 0; then " \
481 "echo OS PROGRAM FAILED; " \
482 "else; " \
483 "echo OS PROGRAM SUCCEEDED; " \
484 "fi; " \
485 "else; " \
486 "echo OS DOWNLOAD FAILED; " \
487 "fi;"
488
489#define CONFIG_PROG_FDT1 \
490 "$download_cmd $fdtaddr $fdtfile; " \
491 "if test $? -eq 0; then " \
492 "erase "CONFIG_FDT1_ENV_ADDR" +$filesize;" \
493 "cp.b $fdtaddr "CONFIG_FDT1_ENV_ADDR" $filesize; " \
494 "cmp.b $fdtaddr "CONFIG_FDT1_ENV_ADDR" $filesize; " \
495 "if test $? -ne 0; then " \
496 "echo FDT PROGRAM FAILED; " \
497 "else; " \
498 "echo FDT PROGRAM SUCCEEDED; " \
499 "fi; " \
500 "else; " \
501 "echo FDT DOWNLOAD FAILED; " \
502 "fi;"
503
504#define CONFIG_PROG_FDT2 \
505 "$download_cmd $fdtaddr $fdtfile; " \
506 "if test $? -eq 0; then " \
507 "erase "CONFIG_FDT2_ENV_ADDR" +$filesize;" \
508 "cp.b $fdtaddr "CONFIG_FDT2_ENV_ADDR" $filesize; " \
509 "cmp.b $fdtaddr "CONFIG_FDT2_ENV_ADDR" $filesize; " \
510 "if test $? -ne 0; then " \
511 "echo FDT PROGRAM FAILED; " \
512 "else; " \
513 "echo FDT PROGRAM SUCCEEDED; " \
514 "fi; " \
515 "else; " \
516 "echo FDT DOWNLOAD FAILED; " \
517 "fi;"
518
519#define CONFIG_EXTRA_ENV_SETTINGS \
520 "autoload=yes\0" \
521 "download_cmd=tftp\0" \
522 "console_args=console=ttyS0,115200\0" \
523 "root_args=root=/dev/nfs rw\0" \
524 "misc_args=ip=on\0" \
525 "set_bootargs=setenv bootargs ${console_args} ${root_args} ${misc_args}\0" \
526 "bootfile=/home/user/file\0" \
527 "osfile=/home/user/board.uImage\0" \
528 "fdtfile=/home/user/board.dtb\0" \
529 "ubootfile=/home/user/u-boot.bin\0" \
530 "fdtaddr=c00000\0" \
531 "osaddr=0x1000000\0" \
532 "loadaddr=0x1000000\0" \
533 "prog_uboot1="CONFIG_PROG_UBOOT1"\0" \
534 "prog_uboot2="CONFIG_PROG_UBOOT2"\0" \
535 "prog_os1="CONFIG_PROG_OS1"\0" \
536 "prog_os2="CONFIG_PROG_OS2"\0" \
537 "prog_fdt1="CONFIG_PROG_FDT1"\0" \
538 "prog_fdt2="CONFIG_PROG_FDT2"\0" \
539 "bootcmd_net=run set_bootargs; "CONFIG_BOOT_OS_NET"\0" \
540 "bootcmd_flash1=run set_bootargs; " \
541 "bootm "CONFIG_OS1_ENV_ADDR" - "CONFIG_FDT1_ENV_ADDR"\0"\
542 "bootcmd_flash2=run set_bootargs; " \
543 "bootm "CONFIG_OS2_ENV_ADDR" - "CONFIG_FDT2_ENV_ADDR"\0"\
544 "bootcmd=run bootcmd_flash1\0"
545#endif
546