1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29#ifndef __CONFIG_H
30#define __CONFIG_H
31
32
33#define CONFIG_BOOKE 1
34#define CONFIG_E500 1
35#define CONFIG_MPC85xx 1
36#define CONFIG_CPM2 1
37#define CONFIG_MPC8541 1
38#define CONFIG_MPC8541CDS 1
39
40#define CONFIG_SYS_TEXT_BASE 0xfff80000
41
42#define CONFIG_PCI
43#define CONFIG_SYS_PCI_64BIT 1
44#define CONFIG_TSEC_ENET
45#define CONFIG_ENV_OVERWRITE
46
47#define CONFIG_FSL_LAW 1
48
49#define CONFIG_FSL_VIA
50
51#ifndef __ASSEMBLY__
52extern unsigned long get_clock_freq(void);
53#endif
54#define CONFIG_SYS_CLK_FREQ get_clock_freq()
55
56
57
58
59#define CONFIG_L2_CACHE
60#define CONFIG_BTB
61
62#define CONFIG_SYS_MEMTEST_START 0x00200000
63#define CONFIG_SYS_MEMTEST_END 0x00400000
64
65#define CONFIG_SYS_CCSRBAR 0xe0000000
66#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
67
68
69#define CONFIG_FSL_DDR1
70#define CONFIG_SPD_EEPROM
71#define CONFIG_DDR_SPD
72#undef CONFIG_FSL_DDR_INTERACTIVE
73
74#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
75
76#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
77#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
78
79#define CONFIG_NUM_DDR_CONTROLLERS 1
80#define CONFIG_DIMM_SLOTS_PER_CTLR 1
81#define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
82
83
84#define SPD_EEPROM_ADDRESS 0x51
85
86
87
88
89#ifndef CONFIG_SPD_EEPROM
90#error ("CONFIG_SPD_EEPROM is required by MPC85555CDS")
91#endif
92
93#undef CONFIG_CLOCKS_IN_MHZ
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129#define CONFIG_SYS_FLASH_BASE 0xff000000
130
131#define CONFIG_SYS_BR0_PRELIM 0xff801001
132#define CONFIG_SYS_BR1_PRELIM 0xff001001
133
134#define CONFIG_SYS_OR0_PRELIM 0xff806e65
135#define CONFIG_SYS_OR1_PRELIM 0xff806e65
136
137#define CONFIG_SYS_FLASH_BANKS_LIST {0xff800000, CONFIG_SYS_FLASH_BASE}
138#define CONFIG_SYS_MAX_FLASH_BANKS 2
139#define CONFIG_SYS_MAX_FLASH_SECT 128
140#undef CONFIG_SYS_FLASH_CHECKSUM
141#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
142#define CONFIG_SYS_FLASH_WRITE_TOUT 500
143
144#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
145
146#define CONFIG_FLASH_CFI_DRIVER
147#define CONFIG_SYS_FLASH_CFI
148#define CONFIG_SYS_FLASH_EMPTY_INFO
149
150
151
152
153
154#define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000
155#define CONFIG_SYS_LBC_SDRAM_SIZE 64
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175#define CONFIG_SYS_BR2_PRELIM 0xf0001861
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191#define CONFIG_SYS_OR2_PRELIM 0xfc006901
192
193#define CONFIG_SYS_LBC_LCRR 0x00030004
194#define CONFIG_SYS_LBC_LBCR 0x00000000
195#define CONFIG_SYS_LBC_LSRT 0x20000000
196#define CONFIG_SYS_LBC_MRTPR 0x00000000
197
198
199
200
201
202
203
204#define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_RFCR16 \
205 | LSDMR_PRETOACT7 \
206 | LSDMR_ACTTORW7 \
207 | LSDMR_BL8 \
208 | LSDMR_WRC4 \
209 | LSDMR_CL3 \
210 | LSDMR_RFEN \
211 )
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243#define CONFIG_FSL_CADMUS
244
245#define CADMUS_BASE_ADDR 0xf8000000
246#define CONFIG_SYS_BR3_PRELIM 0xf8000801
247#define CONFIG_SYS_OR3_PRELIM 0xfff00ff7
248
249#define CONFIG_SYS_INIT_RAM_LOCK 1
250#define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000
251#define CONFIG_SYS_INIT_RAM_SIZE 0x4000
252
253#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
254#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
255
256#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
257#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
258
259
260#define CONFIG_CONS_INDEX 2
261#define CONFIG_SYS_NS16550
262#define CONFIG_SYS_NS16550_SERIAL
263#define CONFIG_SYS_NS16550_REG_SIZE 1
264#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
265
266#define CONFIG_SYS_BAUDRATE_TABLE \
267 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
268
269#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
270#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
271
272
273#define CONFIG_SYS_HUSH_PARSER
274#ifdef CONFIG_SYS_HUSH_PARSER
275#endif
276
277
278#define CONFIG_OF_LIBFDT 1
279#define CONFIG_OF_BOARD_SETUP 1
280#define CONFIG_OF_STDOUT_VIA_ALIAS 1
281
282
283
284
285#define CONFIG_FSL_I2C
286#define CONFIG_HARD_I2C
287#undef CONFIG_SOFT_I2C
288#define CONFIG_SYS_I2C_SPEED 400000
289#define CONFIG_SYS_I2C_SLAVE 0x7F
290#define CONFIG_SYS_I2C_NOPROBES {0x69}
291#define CONFIG_SYS_I2C_OFFSET 0x3000
292
293
294#define CONFIG_ID_EEPROM
295#define CONFIG_SYS_I2C_EEPROM_CCID
296#define CONFIG_SYS_ID_EEPROM
297#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
298#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
299
300
301
302
303
304#define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000
305#define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
306#define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000
307#define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000
308#define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000
309#define CONFIG_SYS_PCI1_IO_BUS 0x00000000
310#define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000
311#define CONFIG_SYS_PCI1_IO_SIZE 0x100000
312
313#define CONFIG_SYS_PCI2_MEM_VIRT 0xa0000000
314#define CONFIG_SYS_PCI2_MEM_BUS 0xa0000000
315#define CONFIG_SYS_PCI2_MEM_PHYS 0xa0000000
316#define CONFIG_SYS_PCI2_MEM_SIZE 0x20000000
317#define CONFIG_SYS_PCI2_IO_VIRT 0xe2100000
318#define CONFIG_SYS_PCI2_IO_BUS 0x00000000
319#define CONFIG_SYS_PCI2_IO_PHYS 0xe2100000
320#define CONFIG_SYS_PCI2_IO_SIZE 0x100000
321
322#ifdef CONFIG_LEGACY
323#define BRIDGE_ID 17
324#define VIA_ID 2
325#else
326#define BRIDGE_ID 28
327#define VIA_ID 4
328#endif
329
330#if defined(CONFIG_PCI)
331
332#define CONFIG_MPC85XX_PCI2
333#define CONFIG_PCI_PNP
334
335#undef CONFIG_EEPRO100
336#undef CONFIG_TULIP
337
338#undef CONFIG_PCI_SCAN_SHOW
339#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057
340
341#endif
342
343
344#if defined(CONFIG_TSEC_ENET)
345
346#define CONFIG_MII 1
347#define CONFIG_TSEC1 1
348#define CONFIG_TSEC1_NAME "TSEC0"
349#define CONFIG_TSEC2 1
350#define CONFIG_TSEC2_NAME "TSEC1"
351#define TSEC1_PHY_ADDR 0
352#define TSEC2_PHY_ADDR 1
353#define TSEC1_PHYIDX 0
354#define TSEC2_PHYIDX 0
355#define TSEC1_FLAGS TSEC_GIGABIT
356#define TSEC2_FLAGS TSEC_GIGABIT
357
358
359#define CONFIG_ETHPRIME "TSEC0"
360
361#endif
362
363
364
365
366#define CONFIG_ENV_IS_IN_FLASH 1
367#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000)
368#define CONFIG_ENV_SECT_SIZE 0x40000
369#define CONFIG_ENV_SIZE 0x2000
370
371#define CONFIG_LOADS_ECHO 1
372#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
373
374
375
376
377#define CONFIG_BOOTP_BOOTFILESIZE
378#define CONFIG_BOOTP_BOOTPATH
379#define CONFIG_BOOTP_GATEWAY
380#define CONFIG_BOOTP_HOSTNAME
381
382
383
384
385
386#include <config_cmd_default.h>
387
388#define CONFIG_CMD_PING
389#define CONFIG_CMD_I2C
390#define CONFIG_CMD_MII
391#define CONFIG_CMD_ELF
392#define CONFIG_CMD_IRQ
393#define CONFIG_CMD_SETEXPR
394#define CONFIG_CMD_REGINFO
395
396#if defined(CONFIG_PCI)
397 #define CONFIG_CMD_PCI
398#endif
399
400
401#undef CONFIG_WATCHDOG
402
403
404
405
406#define CONFIG_SYS_LONGHELP
407#define CONFIG_CMDLINE_EDITING
408#define CONFIG_AUTO_COMPLETE
409#define CONFIG_SYS_LOAD_ADDR 0x2000000
410#define CONFIG_SYS_PROMPT "=> "
411#if defined(CONFIG_CMD_KGDB)
412#define CONFIG_SYS_CBSIZE 1024
413#else
414#define CONFIG_SYS_CBSIZE 256
415#endif
416#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
417#define CONFIG_SYS_MAXARGS 16
418#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
419#define CONFIG_SYS_HZ 1000
420
421
422
423
424
425
426#define CONFIG_SYS_BOOTMAPSZ (64 << 20)
427#define CONFIG_SYS_BOOTM_LEN (64 << 20)
428
429#if defined(CONFIG_CMD_KGDB)
430#define CONFIG_KGDB_BAUDRATE 230400
431#define CONFIG_KGDB_SER_INDEX 2
432#endif
433
434
435
436
437
438
439#if defined(CONFIG_TSEC_ENET)
440#define CONFIG_HAS_ETH0
441#define CONFIG_ETHADDR 00:E0:0C:00:00:FD
442#define CONFIG_HAS_ETH1
443#define CONFIG_ETH1ADDR 00:E0:0C:00:01:FD
444#define CONFIG_HAS_ETH2
445#define CONFIG_ETH2ADDR 00:E0:0C:00:02:FD
446#endif
447
448#define CONFIG_IPADDR 192.168.1.253
449
450#define CONFIG_HOSTNAME unknown
451#define CONFIG_ROOTPATH "/nfsroot"
452#define CONFIG_BOOTFILE "your.uImage"
453
454#define CONFIG_SERVERIP 192.168.1.1
455#define CONFIG_GATEWAYIP 192.168.1.1
456#define CONFIG_NETMASK 255.255.255.0
457
458#define CONFIG_LOADADDR 200000
459
460#define CONFIG_BOOTDELAY 10
461#undef CONFIG_BOOTARGS
462
463#define CONFIG_BAUDRATE 115200
464
465#define CONFIG_EXTRA_ENV_SETTINGS \
466 "netdev=eth0\0" \
467 "consoledev=ttyS1\0" \
468 "ramdiskaddr=600000\0" \
469 "ramdiskfile=your.ramdisk.u-boot\0" \
470 "fdtaddr=400000\0" \
471 "fdtfile=your.fdt.dtb\0"
472
473#define CONFIG_NFSBOOTCOMMAND \
474 "setenv bootargs root=/dev/nfs rw " \
475 "nfsroot=$serverip:$rootpath " \
476 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
477 "console=$consoledev,$baudrate $othbootargs;" \
478 "tftp $loadaddr $bootfile;" \
479 "tftp $fdtaddr $fdtfile;" \
480 "bootm $loadaddr - $fdtaddr"
481
482#define CONFIG_RAMBOOTCOMMAND \
483 "setenv bootargs root=/dev/ram rw " \
484 "console=$consoledev,$baudrate $othbootargs;" \
485 "tftp $ramdiskaddr $ramdiskfile;" \
486 "tftp $loadaddr $bootfile;" \
487 "bootm $loadaddr $ramdiskaddr"
488
489#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
490
491#endif
492