1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30#define CONFIG_MPC5121ADS 1
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47#define CONFIG_E300 1
48#define CONFIG_MPC512X 1
49
50#define CONFIG_SYS_TEXT_BASE 0xFFF00000
51
52
53#ifdef CONFIG_FSL_DIU_FB
54#define CONFIG_SYS_DIU_ADDR (CONFIG_SYS_IMMR + 0x2100)
55#define CONFIG_VIDEO
56#define CONFIG_CMD_BMP
57#define CONFIG_CFB_CONSOLE
58#define CONFIG_VIDEO_SW_CURSOR
59#define CONFIG_VGA_AS_SINGLE_DEVICE
60#define CONFIG_VIDEO_LOGO
61#define CONFIG_VIDEO_BMP_LOGO
62#endif
63
64
65
66#ifdef CONFIG_MPC5121ADS_REV2
67#define CONFIG_SYS_MPC512X_CLKIN 66000000
68#else
69#define CONFIG_SYS_MPC512X_CLKIN 33333333
70#define CONFIG_PCI
71#endif
72
73#define CONFIG_BOARD_EARLY_INIT_F
74#define CONFIG_MISC_INIT_R
75
76#define CONFIG_SYS_IMMR 0x80000000
77
78#define CONFIG_SYS_MEMTEST_START 0x00200000
79#define CONFIG_SYS_MEMTEST_END 0x00400000
80
81
82
83
84#ifdef CONFIG_MPC5121ADS_REV2
85#define CONFIG_SYS_DDR_SIZE 256
86#else
87#define CONFIG_SYS_DDR_SIZE 512
88#endif
89#define CONFIG_SYS_DDR_BASE 0x00000000
90#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE
91#define CONFIG_SYS_MAX_RAM_SIZE 0x20000000
92
93#define CONFIG_SYS_IOCTRL_MUX_DDR 0x00000036
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139#ifdef CONFIG_MPC5121ADS_REV2
140#define CONFIG_SYS_MDDRC_SYS_CFG 0xE8604A00
141#define CONFIG_SYS_MDDRC_TIME_CFG1 0x54EC1168
142#define CONFIG_SYS_MDDRC_TIME_CFG2 0x35210864
143#else
144#define CONFIG_SYS_MDDRC_SYS_CFG 0xEA804A00
145#define CONFIG_SYS_MDDRC_TIME_CFG1 0x68EC1168
146#define CONFIG_SYS_MDDRC_TIME_CFG2 0x34310864
147#endif
148#define CONFIG_SYS_MDDRC_TIME_CFG0 0x06183D2E
149
150#define CONFIG_SYS_MDDRC_SYS_CFG_ELPIDA 0xEA802B00
151#define CONFIG_SYS_MDDRC_TIME_CFG1_ELPIDA 0x690e1189
152#define CONFIG_SYS_MDDRC_TIME_CFG2_ELPIDA 0x35310864
153
154#define CONFIG_SYS_DDRCMD_NOP 0x01380000
155#define CONFIG_SYS_DDRCMD_PCHG_ALL 0x01100400
156#define CONFIG_SYS_DDRCMD_EM2 0x01020000
157#define CONFIG_SYS_DDRCMD_EM3 0x01030000
158#define CONFIG_SYS_DDRCMD_EN_DLL 0x01010000
159#define CONFIG_SYS_DDRCMD_RFSH 0x01080000
160
161#define DDRCMD_EMR_OCD(pr, ohm) ( \
162 (1 << 24) | \
163 (1 << 16) | \
164 (0 << 12) | \
165 (0 << 11) | \
166 (1 << 10) | \
167 (pr << 7) | \
168 \
169 ((ohm & 0x2) << 5)| \
170 (0 << 3) | \
171 ((ohm & 0x1) << 2)| \
172 (0 << 0) | \
173 (0 << 0))
174
175#define CONFIG_SYS_DDRCMD_OCD_DEFAULT DDRCMD_EMR_OCD(7, 0)
176#define CONFIG_SYS_ELPIDA_OCD_EXIT DDRCMD_EMR_OCD(0, 0)
177
178#define DDRCMD_MODE_REG(cas, wr) ( \
179 (1 << 24) | \
180 (0 << 16) | \
181 ((wr-1) << 9)| \
182 (cas << 4) | \
183 (0 << 3) | \
184 (2 << 0))
185
186#define CONFIG_SYS_MICRON_INIT_DEV_OP DDRCMD_MODE_REG(3, 3)
187#define CONFIG_SYS_ELPIDA_INIT_DEV_OP DDRCMD_MODE_REG(4, 4)
188#define CONFIG_SYS_ELPIDA_RES_DLL (DDRCMD_MODE_REG(4, 4) | (1 << 8))
189
190
191#define CONFIG_SYS_MDDRCGRP_PM_CFG1 0x00077777
192#define CONFIG_SYS_MDDRCGRP_PM_CFG2 0x00000000
193#define CONFIG_SYS_MDDRCGRP_HIPRIO_CFG 0x00000001
194#define CONFIG_SYS_MDDRCGRP_LUT0_MU 0xFFEEDDCC
195#define CONFIG_SYS_MDDRCGRP_LUT0_ML 0xBBAAAAAA
196#define CONFIG_SYS_MDDRCGRP_LUT1_MU 0x66666666
197#define CONFIG_SYS_MDDRCGRP_LUT1_ML 0x55555555
198#define CONFIG_SYS_MDDRCGRP_LUT2_MU 0x44444444
199#define CONFIG_SYS_MDDRCGRP_LUT2_ML 0x44444444
200#define CONFIG_SYS_MDDRCGRP_LUT3_MU 0x55555555
201#define CONFIG_SYS_MDDRCGRP_LUT3_ML 0x55555558
202#define CONFIG_SYS_MDDRCGRP_LUT4_MU 0x11111111
203#define CONFIG_SYS_MDDRCGRP_LUT4_ML 0x11111122
204#define CONFIG_SYS_MDDRCGRP_LUT0_AU 0xaaaaaaaa
205#define CONFIG_SYS_MDDRCGRP_LUT0_AL 0xaaaaaaaa
206#define CONFIG_SYS_MDDRCGRP_LUT1_AU 0x66666666
207#define CONFIG_SYS_MDDRCGRP_LUT1_AL 0x66666666
208#define CONFIG_SYS_MDDRCGRP_LUT2_AU 0x11111111
209#define CONFIG_SYS_MDDRCGRP_LUT2_AL 0x11111111
210#define CONFIG_SYS_MDDRCGRP_LUT3_AU 0x11111111
211#define CONFIG_SYS_MDDRCGRP_LUT3_AL 0x11111111
212#define CONFIG_SYS_MDDRCGRP_LUT4_AU 0x11111111
213#define CONFIG_SYS_MDDRCGRP_LUT4_AL 0x11111111
214
215
216
217
218#undef CONFIG_BKUP_FLASH
219#define CONFIG_SYS_FLASH_CFI
220#define CONFIG_FLASH_CFI_DRIVER
221#ifdef CONFIG_BKUP_FLASH
222#define CONFIG_SYS_FLASH_BASE 0xFF800000
223#define CONFIG_SYS_FLASH_SIZE 0x00800000
224#else
225#define CONFIG_SYS_FLASH_BASE 0xFC000000
226#define CONFIG_SYS_FLASH_SIZE 0x04000000
227#endif
228#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
229#define CONFIG_SYS_MAX_FLASH_BANKS 1
230#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE}
231#define CONFIG_SYS_MAX_FLASH_SECT 256
232
233#undef CONFIG_SYS_FLASH_CHECKSUM
234
235
236
237
238
239#define CONFIG_CMD_NAND
240#define CONFIG_JFFS2_NAND
241#define CONFIG_NAND_MPC5121_NFC
242#define CONFIG_SYS_NAND_BASE 0x40000000
243
244#define CONFIG_SYS_MAX_NAND_DEVICE 2
245#define CONFIG_SYS_NAND_SELECT_DEVICE
246
247
248
249
250#define CONFIG_FSL_NFC_WIDTH 1
251#define CONFIG_FSL_NFC_WRITE_SIZE 2048
252#define CONFIG_FSL_NFC_SPARE_SIZE 64
253#define CONFIG_FSL_NFC_CHIPS CONFIG_SYS_MAX_NAND_DEVICE
254
255
256
257
258
259#define CONFIG_SYS_CPLD_BASE 0x82000000
260#define CONFIG_SYS_CPLD_SIZE 0x00010000
261
262#define CONFIG_SYS_SRAM_BASE 0x30000000
263#define CONFIG_SYS_SRAM_SIZE 0x00020000
264
265#define CONFIG_SYS_CS0_CFG 0x05059310
266#define CONFIG_SYS_CS2_CFG 0x05059010
267#define CONFIG_SYS_CS_ALETIMING 0x00000005
268
269
270#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_SRAM_BASE
271#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_SRAM_SIZE
272
273#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
274#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
275
276#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
277#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
278#ifdef CONFIG_FSL_DIU_FB
279#define CONFIG_SYS_MALLOC_LEN (6 * 1024 * 1024)
280#else
281#define CONFIG_SYS_MALLOC_LEN (512 * 1024)
282#endif
283
284
285
286
287#define CONFIG_CONS_INDEX 1
288
289
290
291
292#define CONFIG_PSC_CONSOLE 3
293#if CONFIG_PSC_CONSOLE != 3
294#error CONFIG_PSC_CONSOLE must be 3
295#endif
296#define CONFIG_BAUDRATE 115200
297#define CONFIG_SYS_BAUDRATE_TABLE \
298 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
299
300#define CONSOLE_FIFO_TX_SIZE FIFOC_PSC3_TX_SIZE
301#define CONSOLE_FIFO_TX_ADDR FIFOC_PSC3_TX_ADDR
302#define CONSOLE_FIFO_RX_SIZE FIFOC_PSC3_RX_SIZE
303#define CONSOLE_FIFO_RX_ADDR FIFOC_PSC3_RX_ADDR
304
305#define CONFIG_CMDLINE_EDITING 1
306
307#define CONFIG_SYS_HUSH_PARSER
308#ifdef CONFIG_SYS_HUSH_PARSER
309#endif
310
311
312
313
314#ifdef CONFIG_PCI
315
316
317
318
319#define CONFIG_SYS_PCI_MEM_BASE 0xA0000000
320#define CONFIG_SYS_PCI_MEM_PHYS CONFIG_SYS_PCI_MEM_BASE
321#define CONFIG_SYS_PCI_MEM_SIZE 0x10000000
322#define CONFIG_SYS_PCI_MMIO_BASE (CONFIG_SYS_PCI_MEM_BASE + CONFIG_SYS_PCI_MEM_SIZE)
323#define CONFIG_SYS_PCI_MMIO_PHYS CONFIG_SYS_PCI_MMIO_BASE
324#define CONFIG_SYS_PCI_MMIO_SIZE 0x10000000
325#define CONFIG_SYS_PCI_IO_BASE 0x00000000
326#define CONFIG_SYS_PCI_IO_PHYS 0x84000000
327#define CONFIG_SYS_PCI_IO_SIZE 0x01000000
328
329
330#define CONFIG_PCI_PNP
331
332#define CONFIG_PCI_SCAN_SHOW
333
334#endif
335
336
337#define CONFIG_HARD_I2C
338#undef CONFIG_SOFT_I2C
339#define CONFIG_I2C_MULTI_BUS
340#define CONFIG_SYS_I2C_SPEED 100000
341#define CONFIG_SYS_I2C_SLAVE 0x7F
342#if 0
343#define CONFIG_SYS_I2C_NOPROBES {{0,0x69}}
344#endif
345
346
347
348
349#undef CONFIG_IIM
350
351
352
353
354#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
355#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
356#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
357#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5
358
359
360
361
362#define CONFIG_MPC512x_FEC 1
363#define CONFIG_PHY_ADDR 0x1
364#define CONFIG_MII 1
365#define CONFIG_FEC_AN_TIMEOUT 1
366#define CONFIG_HAS_ETH0
367
368
369
370
371#define CONFIG_RTC_M41T62
372#define CONFIG_SYS_I2C_RTC_ADDR 0x68
373
374
375
376
377#define CONFIG_CMD_USB
378
379#if defined(CONFIG_CMD_USB)
380#define CONFIG_USB_EHCI
381#define CONFIG_USB_EHCI_FSL
382#define CONFIG_EHCI_MMIO_BIG_ENDIAN
383#define CONFIG_EHCI_DESC_BIG_ENDIAN
384#define CONFIG_EHCI_IS_TDI
385#define CONFIG_USB_STORAGE
386#endif
387
388
389
390
391#define CONFIG_ENV_IS_IN_FLASH 1
392
393#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
394#define CONFIG_ENV_SIZE 0x2000
395#ifdef CONFIG_BKUP_FLASH
396#define CONFIG_ENV_SECT_SIZE 0x20000
397#else
398#define CONFIG_ENV_SECT_SIZE 0x40000
399#endif
400
401
402#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
403#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
404
405#define CONFIG_LOADS_ECHO 1
406#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
407
408#include <config_cmd_default.h>
409
410#define CONFIG_CMD_ASKENV
411#define CONFIG_CMD_DATE
412#define CONFIG_CMD_DHCP
413#define CONFIG_CMD_EEPROM
414#define CONFIG_CMD_EXT2
415#define CONFIG_CMD_I2C
416#define CONFIG_CMD_IDE
417#define CONFIG_CMD_JFFS2
418#define CONFIG_CMD_MII
419#define CONFIG_CMD_NFS
420#define CONFIG_CMD_PING
421#define CONFIG_CMD_REGINFO
422
423#undef CONFIG_CMD_FUSE
424
425#if defined(CONFIG_PCI)
426#define CONFIG_CMD_PCI
427#endif
428
429
430
431
432#define CONFIG_CMD_MTDPARTS
433#define CONFIG_MTD_DEVICE
434#define CONFIG_FLASH_CFI_MTD
435#define MTDIDS_DEFAULT "nor0=fc000000.flash,nand0=mpc5121.nand"
436
437
438
439
440
441
442
443
444
445
446
447
448#define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:43776k(user)," \
449 "16m(rootfs)," \
450 "4m(kernel)," \
451 "256k(dtb)," \
452 "1m(u-boot);" \
453 "mpc5121.nand:-(data)"
454
455
456#if defined(CONFIG_CMD_IDE) || defined(CONFIG_CMD_EXT2) || defined(CONFIG_CMD_USB)
457
458#define CONFIG_DOS_PARTITION
459#define CONFIG_MAC_PARTITION
460#define CONFIG_ISO_PARTITION
461
462#define CONFIG_CMD_FAT
463#define CONFIG_SUPPORT_VFAT
464
465#endif
466
467
468
469
470
471
472
473
474#define CONFIG_SYS_WATCHDOG_VALUE 0xFFFF
475
476
477
478
479#define CONFIG_SYS_LONGHELP
480#define CONFIG_SYS_LOAD_ADDR 0x2000000
481#define CONFIG_SYS_PROMPT "=> "
482
483#ifdef CONFIG_CMD_KGDB
484 #define CONFIG_SYS_CBSIZE 1024
485#else
486 #define CONFIG_SYS_CBSIZE 256
487#endif
488
489
490#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
491#define CONFIG_SYS_MAXARGS 16
492#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
493#define CONFIG_SYS_HZ 1000
494
495
496
497
498
499
500#define CONFIG_SYS_BOOTMAPSZ (256 << 20)
501
502
503#define CONFIG_SYS_DCACHE_SIZE 32768
504#define CONFIG_SYS_CACHELINE_SIZE 32
505#ifdef CONFIG_CMD_KGDB
506#define CONFIG_SYS_CACHELINE_SHIFT 5
507#endif
508
509#define CONFIG_SYS_HID0_INIT 0x000000000
510#define CONFIG_SYS_HID0_FINAL (HID0_ENABLE_MACHINE_CHECK | HID0_ICE)
511#define CONFIG_SYS_HID2 HID2_HBE
512
513#define CONFIG_HIGH_BATS 1
514
515#ifdef CONFIG_CMD_KGDB
516#define CONFIG_KGDB_BAUDRATE 230400
517#define CONFIG_KGDB_SER_INDEX 2
518#endif
519
520
521
522
523#define CONFIG_TIMESTAMP
524
525#define CONFIG_HOSTNAME mpc5121ads
526#define CONFIG_BOOTFILE "mpc5121ads/uImage"
527#define CONFIG_ROOTPATH "/opt/eldk/ppc_6xx"
528
529#define CONFIG_LOADADDR 400000
530
531#define CONFIG_BOOTDELAY 5
532#undef CONFIG_BOOTARGS
533
534#define CONFIG_BAUDRATE 115200
535
536#define CONFIG_PREBOOT "echo;" \
537 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
538 "echo"
539
540#define CONFIG_EXTRA_ENV_SETTINGS \
541 "u-boot_addr_r=200000\0" \
542 "kernel_addr_r=600000\0" \
543 "fdt_addr_r=880000\0" \
544 "ramdisk_addr_r=900000\0" \
545 "u-boot_addr=FFF00000\0" \
546 "kernel_addr=FFAC0000\0" \
547 "fdt_addr=FFEC0000\0" \
548 "ramdisk_addr=FEAC0000\0" \
549 "ramdiskfile=mpc5121ads/uRamdisk\0" \
550 "u-boot=mpc5121ads/u-boot.bin\0" \
551 "bootfile=mpc5121ads/uImage\0" \
552 "fdtfile=mpc5121ads/mpc5121ads.dtb\0" \
553 "rootpath=/opt/eldk/ppc_6xx\n" \
554 "netdev=eth0\0" \
555 "consdev=ttyPSC0\0" \
556 "nfsargs=setenv bootargs root=/dev/nfs rw " \
557 "nfsroot=${serverip}:${rootpath}\0" \
558 "ramargs=setenv bootargs root=/dev/ram rw\0" \
559 "addip=setenv bootargs ${bootargs} " \
560 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
561 ":${hostname}:${netdev}:off panic=1\0" \
562 "addtty=setenv bootargs ${bootargs} " \
563 "console=${consdev},${baudrate}\0" \
564 "flash_nfs=run nfsargs addip addtty;" \
565 "bootm ${kernel_addr} - ${fdt_addr}\0" \
566 "flash_self=run ramargs addip addtty;" \
567 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \
568 "net_nfs=tftp ${kernel_addr_r} ${bootfile};" \
569 "tftp ${fdt_addr_r} ${fdtfile};" \
570 "run nfsargs addip addtty;" \
571 "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \
572 "net_self=tftp ${kernel_addr_r} ${bootfile};" \
573 "tftp ${ramdisk_addr_r} ${ramdiskfile};" \
574 "tftp ${fdt_addr_r} ${fdtfile};" \
575 "run ramargs addip addtty;" \
576 "bootm ${kernel_addr_r} ${ramdisk_addr_r} ${fdt_addr_r}\0"\
577 "load=tftp ${u-boot_addr_r} ${u-boot}\0" \
578 "update=protect off ${u-boot_addr} +${filesize};" \
579 "era ${u-boot_addr} +${filesize};" \
580 "cp.b ${u-boot_addr_r} ${u-boot_addr} ${filesize}\0" \
581 "upd=run load update\0" \
582 ""
583
584#define CONFIG_BOOTCOMMAND "run flash_self"
585
586#define CONFIG_OF_LIBFDT 1
587#define CONFIG_OF_BOARD_SETUP 1
588#define CONFIG_OF_SUPPORT_OLD_DEVICE_TREES 1
589
590#define OF_CPU "PowerPC,5121@0"
591#define OF_SOC_COMPAT "fsl,mpc5121-immr"
592#define OF_TBCLK (bd->bi_busfreq / 4)
593#define OF_STDOUT_PATH "/soc@80000000/serial@11300"
594
595
596
597
598
599
600#undef CONFIG_IDE_8xx_PCCARD
601#undef CONFIG_IDE_8xx_DIRECT
602#undef CONFIG_IDE_LED
603
604#define CONFIG_IDE_RESET
605#define CONFIG_IDE_PREINIT
606
607#define CONFIG_SYS_IDE_MAXBUS 1
608#define CONFIG_SYS_IDE_MAXDEVICE 2
609
610#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
611#define CONFIG_SYS_ATA_BASE_ADDR get_pata_base()
612
613
614#define CONFIG_SYS_ATA_DATA_OFFSET (0x00A0)
615
616
617#define CONFIG_SYS_ATA_REG_OFFSET (CONFIG_SYS_ATA_DATA_OFFSET)
618
619
620#define CONFIG_SYS_ATA_ALT_OFFSET (0x00D8)
621
622
623#define CONFIG_SYS_ATA_STRIDE 4
624
625#define ATA_BASE_ADDR get_pata_base()
626
627
628
629
630#define FSL_ATA_CTRL_FIFO_RST_B 0x80000000
631#define FSL_ATA_CTRL_ATA_RST_B 0x40000000
632#define FSL_ATA_CTRL_FIFO_TX_EN 0x20000000
633#define FSL_ATA_CTRL_FIFO_RCV_EN 0x10000000
634#define FSL_ATA_CTRL_DMA_PENDING 0x08000000
635#define FSL_ATA_CTRL_DMA_ULTRA 0x04000000
636#define FSL_ATA_CTRL_DMA_WRITE 0x02000000
637#define FSL_ATA_CTRL_IORDY_EN 0x01000000
638
639#endif
640