1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33#ifndef __CONFIG_H
34#define __CONFIG_H
35
36
37#define CONFIG_FIT 1
38#define CONFIG_OF_LIBFDT 1
39#define CONFIG_FIT_VERBOSE 1
40
41
42#define CONFIG_BOOKE 1
43#define CONFIG_E500 1
44#define CONFIG_MPC85xx 1
45#define CONFIG_MPC8544 1
46#define CONFIG_SOCRATES 1
47
48#define CONFIG_SYS_TEXT_BASE 0xfff80000
49
50#define CONFIG_PCI
51
52#define CONFIG_TSEC_ENET
53
54#define CONFIG_MISC_INIT_R 1
55#define CONFIG_BOARD_EARLY_INIT_R 1
56
57#define CONFIG_FSL_LAW 1
58
59
60
61
62#define CONFIG_ENABLE_36BIT_PHYS 1
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78#ifndef CONFIG_SYS_CLK_FREQ
79#define CONFIG_SYS_CLK_FREQ 66666666
80#endif
81
82
83
84
85#define CONFIG_L2_CACHE
86#define CONFIG_BTB
87
88#define CONFIG_SYS_INIT_DBCR DBCR_IDM
89
90#undef CONFIG_SYS_DRAM_TEST
91#define CONFIG_SYS_MEMTEST_START 0x00400000
92#define CONFIG_SYS_MEMTEST_END 0x00C00000
93
94#define CONFIG_SYS_CCSRBAR 0xE0000000
95#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
96
97
98#define CONFIG_FSL_DDR2
99#undef CONFIG_FSL_DDR_INTERACTIVE
100#define CONFIG_SPD_EEPROM
101#define CONFIG_DDR_SPD
102
103#undef CONFIG_ECC_INIT_VIA_DDRCONTROLLER
104#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
105
106#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
107#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
108#define CONFIG_VERY_BIG_RAM
109
110#define CONFIG_NUM_DDR_CONTROLLERS 1
111#define CONFIG_DIMM_SLOTS_PER_CTLR 1
112#define CONFIG_CHIP_SELECTS_PER_CTRL 2
113
114
115#define SPD_EEPROM_ADDRESS 0x50
116
117#define CONFIG_DDR_DEFAULT_CL 30
118
119
120#define CONFIG_SYS_DDR_CS0_BNDS 0x0000000f
121#define CONFIG_SYS_DDR_CS0_CONFIG 0x80010102
122#define CONFIG_SYS_DDR_TIMING_0 0x00260802
123#define CONFIG_SYS_DDR_TIMING_1 0x3935D322
124#define CONFIG_SYS_DDR_TIMING_2 0x14904CC8
125#define CONFIG_SYS_DDR_MODE 0x00480432
126#define CONFIG_SYS_DDR_INTERVAL 0x030C0100
127#define CONFIG_SYS_DDR_CONFIG_2 0x04400000
128#define CONFIG_SYS_DDR_CONFIG 0xC3008000
129#define CONFIG_SYS_DDR_CLK_CONTROL 0x03800000
130#define CONFIG_SYS_SDRAM_SIZE 256
131
132
133
134
135#define CONFIG_SYS_LBC_CACHE_BASE 0xf0000000
136
137#define CONFIG_SYS_FLASH0 0xFE000000
138#define CONFIG_SYS_FLASH1 0xFC000000
139#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH1, CONFIG_SYS_FLASH0 }
140
141#define CONFIG_SYS_LBC_FLASH_BASE CONFIG_SYS_FLASH1
142#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_LBC_FLASH_BASE
143
144#define CONFIG_SYS_BR0_PRELIM 0xfe001001
145#define CONFIG_SYS_OR0_PRELIM 0xfe000030
146#define CONFIG_SYS_BR1_PRELIM 0xfc001001
147#define CONFIG_SYS_OR1_PRELIM 0xfe000030
148
149#define CONFIG_SYS_FLASH_CFI
150#define CONFIG_FLASH_CFI_DRIVER
151
152#define CONFIG_SYS_MAX_FLASH_BANKS 2
153#define CONFIG_SYS_MAX_FLASH_SECT 256
154#undef CONFIG_SYS_FLASH_CHECKSUM
155#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
156#define CONFIG_SYS_FLASH_WRITE_TOUT 500
157
158#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
159
160#define CONFIG_SYS_LBC_LCRR 0x00030004
161#define CONFIG_SYS_LBC_LBCR 0x00000000
162#define CONFIG_SYS_LBC_LSRT 0x20000000
163#define CONFIG_SYS_LBC_MRTPR 0x20000000
164
165#define CONFIG_SYS_INIT_RAM_LOCK 1
166#define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000
167#define CONFIG_SYS_INIT_RAM_SIZE 0x4000
168
169#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
170#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
171
172#define CONFIG_SYS_MONITOR_LEN (384 * 1024)
173#define CONFIG_SYS_MALLOC_LEN (4 << 20)
174
175
176#define CONFIG_SYS_FPGA_BASE 0xc0000000
177#define CONFIG_SYS_FPGA_SIZE 0x00100000
178#define CONFIG_SYS_HMI_BASE 0xc0010000
179#define CONFIG_SYS_BR3_PRELIM 0xc0001881
180#define CONFIG_SYS_OR3_PRELIM 0xfff00000
181
182#define CONFIG_SYS_NAND_BASE (CONFIG_SYS_FPGA_BASE + 0x70)
183#define CONFIG_SYS_MAX_NAND_DEVICE 1
184#define CONFIG_CMD_NAND
185
186
187#define CONFIG_SYS_LIME_BASE 0xc8000000
188#define CONFIG_SYS_LIME_SIZE 0x04000000
189#define CONFIG_SYS_BR2_PRELIM 0xc80018a1
190#define CONFIG_SYS_OR2_PRELIM 0xfc000000
191
192#define CONFIG_VIDEO
193#define CONFIG_VIDEO_MB862xx
194#define CONFIG_VIDEO_MB862xx_ACCEL
195#define CONFIG_CFB_CONSOLE
196#define CONFIG_VIDEO_LOGO
197#define CONFIG_VIDEO_BMP_LOGO
198#define CONFIG_CONSOLE_EXTRA_INFO
199#define VIDEO_FB_16BPP_PIXEL_SWAP
200#define VIDEO_FB_16BPP_WORD_SWAP
201#define CONFIG_VGA_AS_SINGLE_DEVICE
202#define CONFIG_SYS_CONSOLE_IS_IN_ENV
203#define CONFIG_VIDEO_SW_CURSOR
204#define CONFIG_SPLASH_SCREEN
205#define CONFIG_VIDEO_BMP_GZIP
206#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (2 << 20)
207
208
209#define CONFIG_SYS_MB862xx_CCF 0x10000
210
211#define CONFIG_SYS_MB862xx_MMR 0x4157BA63
212
213
214
215#define CONFIG_CONS_INDEX 1
216#define CONFIG_SYS_NS16550
217#define CONFIG_SYS_NS16550_SERIAL
218#define CONFIG_SYS_NS16550_REG_SIZE 1
219#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
220
221#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
222#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
223
224#define CONFIG_BAUDRATE 115200
225
226#define CONFIG_SYS_BAUDRATE_TABLE \
227 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
228
229#define CONFIG_CMDLINE_EDITING 1
230#define CONFIG_AUTO_COMPLETE 1
231#define CONFIG_SYS_HUSH_PARSER 1
232
233
234
235
236
237#define CONFIG_FSL_I2C
238#define CONFIG_HARD_I2C
239#undef CONFIG_SOFT_I2C
240#define CONFIG_SYS_I2C_SPEED 102124
241#define CONFIG_SYS_I2C_SLAVE 0x7F
242#define CONFIG_SYS_I2C_OFFSET 0x3000
243
244#define CONFIG_I2C_MULTI_BUS
245#define CONFIG_SYS_I2C2_OFFSET 0x3100
246
247
248#define CONFIG_RTC_RX8025
249#define CONFIG_SYS_I2C_RTC_ADDR 0x32
250
251
252#define CONFIG_SYS_I2C_W83782G_ADDR 0x28
253
254
255
256#define CONFIG_DTT_LM75 1
257#define CONFIG_DTT_SENSORS {4}
258#define CONFIG_SYS_DTT_MAX_TEMP 125
259#define CONFIG_SYS_DTT_LOW_TEMP -55
260#define CONFIG_SYS_DTT_HYSTERESIS 3
261#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4
262
263
264
265
266
267#define CONFIG_SYS_PCI_PHYS 0x80000000
268
269
270#define CONFIG_PCI_CLK_FREQ 33000000
271#define CONFIG_SYS_PCI1_MEM_BASE 0x80000000
272#define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE
273#define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000
274#define CONFIG_SYS_PCI1_IO_BASE 0xE2000000
275#define CONFIG_SYS_PCI1_IO_PHYS CONFIG_SYS_PCI1_IO_BASE
276#define CONFIG_SYS_PCI1_IO_SIZE 0x01000000
277
278#if defined(CONFIG_PCI)
279#define CONFIG_PCI_PNP
280#undef CONFIG_PCI_SCAN_SHOW
281#endif
282
283
284#define CONFIG_MII 1
285#define CONFIG_TSEC1 1
286#define CONFIG_TSEC1_NAME "TSEC0"
287#define CONFIG_TSEC3 1
288#define CONFIG_TSEC3_NAME "TSEC1"
289#undef CONFIG_MPC85XX_FEC
290
291#define TSEC1_PHY_ADDR 0
292#define TSEC3_PHY_ADDR 1
293
294#define TSEC1_PHYIDX 0
295#define TSEC3_PHYIDX 0
296#define TSEC1_FLAGS TSEC_GIGABIT
297#define TSEC3_FLAGS TSEC_GIGABIT
298
299
300#define CONFIG_ETHPRIME "TSEC0"
301#define CONFIG_PHY_GIGE 1
302
303#define CONFIG_HAS_ETH0
304#define CONFIG_HAS_ETH1
305
306
307
308
309#define CONFIG_ENV_IS_IN_FLASH 1
310#define CONFIG_ENV_SECT_SIZE 0x20000
311#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)
312#define CONFIG_ENV_SIZE 0x4000
313#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
314#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
315
316#define CONFIG_LOADS_ECHO 1
317#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
318
319#define CONFIG_TIMESTAMP
320
321
322
323
324
325#define CONFIG_BOOTP_BOOTFILESIZE
326#define CONFIG_BOOTP_BOOTPATH
327#define CONFIG_BOOTP_GATEWAY
328#define CONFIG_BOOTP_HOSTNAME
329
330
331
332
333
334#include <config_cmd_default.h>
335
336#define CONFIG_CMD_BMP
337#define CONFIG_CMD_DATE
338#define CONFIG_CMD_DHCP
339#define CONFIG_CMD_DTT
340#undef CONFIG_CMD_EEPROM
341#define CONFIG_CMD_EXT2
342#define CONFIG_CMD_I2C
343#define CONFIG_CMD_SDRAM
344#define CONFIG_CMD_MII
345#undef CONFIG_CMD_NFS
346#define CONFIG_CMD_PING
347#define CONFIG_CMD_SNTP
348#define CONFIG_CMD_USB
349#define CONFIG_CMD_REGINFO
350
351#if defined(CONFIG_PCI)
352 #define CONFIG_CMD_PCI
353#endif
354
355#undef CONFIG_WATCHDOG
356
357
358
359
360#define CONFIG_SYS_LONGHELP
361#define CONFIG_SYS_LOAD_ADDR 0x2000000
362#define CONFIG_SYS_PROMPT "=> "
363
364#if defined(CONFIG_CMD_KGDB)
365 #define CONFIG_SYS_CBSIZE 1024
366#else
367 #define CONFIG_SYS_CBSIZE 256
368#endif
369
370#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
371#define CONFIG_SYS_MAXARGS 16
372#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
373#define CONFIG_SYS_HZ 1000
374
375
376
377
378
379
380#define CONFIG_SYS_BOOTMAPSZ (8 << 20)
381
382#if defined(CONFIG_CMD_KGDB)
383#define CONFIG_KGDB_BAUDRATE 230400
384#define CONFIG_KGDB_SER_INDEX 2
385#endif
386
387
388#define CONFIG_LOADADDR 200000
389
390#define CONFIG_BOOTDELAY 1
391
392#define CONFIG_PREBOOT "echo;" \
393 "echo Welcome on the ABB Socrates Board;" \
394 "echo"
395
396#undef CONFIG_BOOTARGS
397
398#define CONFIG_EXTRA_ENV_SETTINGS \
399 "netdev=eth0\0" \
400 "consdev=ttyS0\0" \
401 "uboot_file=/home/tftp/syscon3/u-boot.bin\0" \
402 "bootfile=/home/tftp/syscon3/uImage\0" \
403 "fdt_file=/home/tftp/syscon3/socrates.dtb\0" \
404 "initrd_file=/home/tftp/syscon3/uinitrd.gz\0" \
405 "uboot_addr=FFFA0000\0" \
406 "kernel_addr=FE000000\0" \
407 "fdt_addr=FE1E0000\0" \
408 "ramdisk_addr=FE200000\0" \
409 "fdt_addr_r=B00000\0" \
410 "kernel_addr_r=200000\0" \
411 "ramdisk_addr_r=400000\0" \
412 "rootpath=/opt/eldk/ppc_85xxDP\0" \
413 "ramargs=setenv bootargs root=/dev/ram rw\0" \
414 "nfsargs=setenv bootargs root=/dev/nfs rw " \
415 "nfsroot=$serverip:$rootpath\0" \
416 "addcons=setenv bootargs $bootargs " \
417 "console=$consdev,$baudrate\0" \
418 "addip=setenv bootargs $bootargs " \
419 "ip=$ipaddr:$serverip:$gatewayip:$netmask" \
420 ":$hostname:$netdev:off panic=1\0" \
421 "boot_nor=run ramargs addcons;" \
422 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \
423 "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
424 "tftp ${fdt_addr_r} ${fdt_file}; " \
425 "run nfsargs addip addcons;" \
426 "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \
427 "update_uboot=tftp 100000 ${uboot_file};" \
428 "protect off fffa0000 ffffffff;" \
429 "era fffa0000 ffffffff;" \
430 "cp.b 100000 fffa0000 ${filesize};" \
431 "setenv filesize;saveenv\0" \
432 "update_kernel=tftp 100000 ${bootfile};" \
433 "era fe000000 fe1dffff;" \
434 "cp.b 100000 fe000000 ${filesize};" \
435 "setenv filesize;saveenv\0" \
436 "update_fdt=tftp 100000 ${fdt_file};" \
437 "era fe1e0000 fe1fffff;" \
438 "cp.b 100000 fe1e0000 ${filesize};" \
439 "setenv filesize;saveenv\0" \
440 "update_initrd=tftp 100000 ${initrd_file};" \
441 "era fe200000 fe9fffff;" \
442 "cp.b 100000 fe200000 ${filesize};" \
443 "setenv filesize;saveenv\0" \
444 "clean_data=era fea00000 fff5ffff\0" \
445 "usbargs=setenv bootargs root=/dev/sda1 rw\0" \
446 "load_usb=usb start;" \
447 "ext2load usb 0:1 ${kernel_addr_r} /boot/uImage\0" \
448 "boot_usb=run load_usb usbargs addcons;" \
449 "bootm ${kernel_addr_r} - ${fdt_addr};" \
450 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \
451 ""
452#define CONFIG_BOOTCOMMAND "run boot_nor"
453
454
455#define CONFIG_OF_LIBFDT 1
456#define CONFIG_OF_BOARD_SETUP 1
457
458
459#define CONFIG_USB_OHCI_NEW 1
460#define CONFIG_PCI_OHCI 1
461#define CONFIG_PCI_OHCI_DEVNO 3
462#define CONFIG_PCI_EHCI_DEVNO (CONFIG_PCI_OHCI_DEVNO / 2)
463#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
464#define CONFIG_SYS_USB_OHCI_SLOT_NAME "ohci_pci"
465#define CONFIG_SYS_OHCI_SWAP_REG_ACCESS 1
466#define CONFIG_DOS_PARTITION 1
467#define CONFIG_USB_STORAGE 1
468
469#endif
470