1
2
3
4
5
6
7
8
9
10
11
12
13#include <common.h>
14#include <asm/ppc4xx.h>
15#include <asm/ppc4xx-i2c.h>
16#include <i2c.h>
17#include <asm/io.h>
18
19DECLARE_GLOBAL_DATA_PTR;
20
21static inline struct ppc4xx_i2c *ppc4xx_get_i2c(int hwadapnr)
22{
23 unsigned long base;
24
25#if defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
26 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
27 defined(CONFIG_460EX) || defined(CONFIG_460GT)
28 base = CONFIG_SYS_PERIPHERAL_BASE + 0x00000700 + (hwadapnr * 0x100);
29#elif defined(CONFIG_440) || defined(CONFIG_405EX)
30
31 base = CONFIG_SYS_PERIPHERAL_BASE + 0x00000400 + (hwadapnr * 0x100);
32#else
33
34 base = 0xEF600500 + (hwadapnr * 0x100);
35#endif
36 return (struct ppc4xx_i2c *)base;
37}
38
39static void _i2c_bus_reset(struct i2c_adapter *adap)
40{
41 struct ppc4xx_i2c *i2c = ppc4xx_get_i2c(adap->hwadapnr);
42 int i;
43 u8 dc;
44
45
46
47 out_8(&i2c->sts, 0x0A);
48
49
50 out_8(&i2c->extsts, 0x8F);
51
52
53 out_8(&i2c->xtcntlss, IIC_XTCNTLSS_SRST);
54
55
56 dc = in_8(&i2c->directcntl);
57 if (!DIRCTNL_FREE(dc)){
58
59 out_8(&i2c->directcntl, IIC_DIRCNTL_SDAC | IIC_DIRCNTL_SCC);
60
61
62 for (i = 0; i < 100; ++i) {
63 dc = in_8(&i2c->directcntl);
64 if (DIRCTNL_FREE(dc))
65 break;
66
67
68 dc ^= IIC_DIRCNTL_SCC;
69 out_8(&i2c->directcntl, dc);
70 udelay(10);
71 dc ^= IIC_DIRCNTL_SCC;
72 out_8(&i2c->directcntl, dc);
73 }
74 }
75
76
77 out_8(&i2c->xtcntlss, 0);
78}
79
80static void ppc4xx_i2c_init(struct i2c_adapter *adap, int speed, int slaveaddr)
81{
82 struct ppc4xx_i2c *i2c = ppc4xx_get_i2c(adap->hwadapnr);
83 int val, divisor;
84
85#ifdef CONFIG_SYS_I2C_INIT_BOARD
86
87
88
89
90
91 i2c_init_board();
92#endif
93
94
95
96 _i2c_bus_reset(adap);
97
98
99 out_8(&i2c->lmadr, 0);
100
101
102 out_8(&i2c->hmadr, 0);
103
104
105 out_8(&i2c->lsadr, 0);
106
107
108 out_8(&i2c->hsadr, 0);
109
110
111
112 divisor = (get_OPB_freq() - 1) / 10000000;
113 if (divisor == 0)
114 divisor = 1;
115 out_8(&i2c->clkdiv, divisor);
116
117
118 out_8(&i2c->intrmsk, 0);
119
120
121 out_8(&i2c->xfrcnt, 0);
122
123
124
125 out_8(&i2c->xtcntlss, 0xF0);
126
127
128
129 out_8(&i2c->mdcntl, IIC_MDCNTL_FSDB | IIC_MDCNTL_FMDB);
130
131 val = in_8(&i2c->mdcntl);
132
133
134
135
136
137
138 val |= IIC_MDCNTL_EUBS | IIC_MDCNTL_HSCL;
139 if (speed >= 400000)
140 val |= IIC_MDCNTL_FSM;
141 out_8(&i2c->mdcntl, val);
142
143
144 out_8(&i2c->cntl, 0x00);
145}
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172static int _i2c_transfer(struct i2c_adapter *adap,
173 unsigned char cmd_type,
174 unsigned char chip,
175 unsigned char addr[],
176 unsigned char addr_len,
177 unsigned char data[],
178 unsigned short data_len)
179{
180 struct ppc4xx_i2c *i2c = ppc4xx_get_i2c(adap->hwadapnr);
181 u8 *ptr;
182 int reading;
183 int tran, cnt;
184 int result;
185 int status;
186 int i;
187 u8 creg;
188
189 if (data == 0 || data_len == 0) {
190
191 printf( "i2c_transfer: bad call\n" );
192 return IIC_NOK;
193 }
194 if (addr && addr_len) {
195 ptr = addr;
196 cnt = addr_len;
197 reading = 0;
198 } else {
199 ptr = data;
200 cnt = data_len;
201 reading = cmd_type;
202 }
203
204
205 out_8(&i2c->sts, IIC_STS_SCMP);
206
207
208 i = 10;
209 do {
210
211 status = in_8(&i2c->sts);
212 i--;
213 } while ((status & IIC_STS_PT) && (i > 0));
214
215 if (status & IIC_STS_PT) {
216 result = IIC_NOK_TOUT;
217 return(result);
218 }
219
220
221 out_8(&i2c->mdcntl, in_8(&i2c->mdcntl) |
222 IIC_MDCNTL_FMDB | IIC_MDCNTL_FSDB);
223
224
225
226
227 out_8(&i2c->hmadr, 0);
228 out_8(&i2c->lmadr, chip);
229
230 tran = 0;
231 result = IIC_OK;
232 creg = 0;
233
234 while (tran != cnt && (result == IIC_OK)) {
235 int bc,j;
236
237
238
239
240
241
242 creg |= IIC_CNTL_PT;
243
244 bc = (cnt - tran) > 4 ? 4 : cnt - tran;
245 creg |= (bc - 1) << 4;
246
247 if ((!cmd_type && (ptr == addr)) || ((tran + bc) != cnt))
248 creg |= IIC_CNTL_CHT;
249
250 if (reading) {
251 creg |= IIC_CNTL_READ;
252 } else {
253 for(j = 0; j < bc; j++) {
254
255 out_8(&i2c->mdbuf, ptr[tran + j]);
256 }
257 }
258 out_8(&i2c->cntl, creg);
259
260
261
262
263
264
265
266
267
268 i = 2 * 5 * 8;
269 do {
270
271 status = in_8(&i2c->sts);
272 udelay(10);
273 i--;
274 } while ((status & IIC_STS_PT) && !(status & IIC_STS_ERR) &&
275 (i > 0));
276
277 if (status & IIC_STS_ERR) {
278 result = IIC_NOK;
279 status = in_8(&i2c->extsts);
280
281 if (status & IIC_EXTSTS_LA)
282 result = IIC_NOK_LA;
283
284 if (status & IIC_EXTSTS_ICT)
285 result = IIC_NOK_ICT;
286
287 if (status & IIC_EXTSTS_XFRA)
288 result = IIC_NOK_XFRA;
289 } else if ( status & IIC_STS_PT) {
290 result = IIC_NOK_TOUT;
291 }
292
293
294 if ((reading) && (result == IIC_OK)) {
295
296 if (status & IIC_STS_MDBS) {
297
298
299
300
301
302
303
304 udelay(1);
305 for (j = 0; j < bc; j++)
306 ptr[tran + j] = in_8(&i2c->mdbuf);
307 } else
308 result = IIC_NOK_DATA;
309 }
310 creg = 0;
311 tran += bc;
312 if (ptr == addr && tran == cnt) {
313 ptr = data;
314 cnt = data_len;
315 tran = 0;
316 reading = cmd_type;
317 if (reading)
318 creg = IIC_CNTL_RPST;
319 }
320 }
321 return result;
322}
323
324static int ppc4xx_i2c_probe(struct i2c_adapter *adap, uchar chip)
325{
326 uchar buf[1];
327
328 buf[0] = 0;
329
330
331
332
333
334
335 return (_i2c_transfer(adap, 1, chip << 1, 0, 0, buf, 1) != 0);
336}
337
338static int ppc4xx_i2c_transfer(struct i2c_adapter *adap, uchar chip, uint addr,
339 int alen, uchar *buffer, int len, int read)
340{
341 uchar xaddr[4];
342 int ret;
343
344 if (alen > 4) {
345 printf("I2C: addr len %d not supported\n", alen);
346 return 1;
347 }
348
349 if (alen > 0) {
350 xaddr[0] = (addr >> 24) & 0xFF;
351 xaddr[1] = (addr >> 16) & 0xFF;
352 xaddr[2] = (addr >> 8) & 0xFF;
353 xaddr[3] = addr & 0xFF;
354 }
355
356
357#ifdef CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW
358
359
360
361
362
363
364
365
366
367
368
369 if (alen > 0)
370 chip |= ((addr >> (alen * 8)) &
371 CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW);
372#endif
373 ret = _i2c_transfer(adap, read, chip << 1, &xaddr[4 - alen], alen,
374 buffer, len);
375 if (ret) {
376 printf("I2C %s: failed %d\n", read ? "read" : "write", ret);
377 return 1;
378 }
379
380 return 0;
381}
382
383static int ppc4xx_i2c_read(struct i2c_adapter *adap, uchar chip, uint addr,
384 int alen, uchar *buffer, int len)
385{
386 return ppc4xx_i2c_transfer(adap, chip, addr, alen, buffer, len, 1);
387}
388
389static int ppc4xx_i2c_write(struct i2c_adapter *adap, uchar chip, uint addr,
390 int alen, uchar *buffer, int len)
391{
392 return ppc4xx_i2c_transfer(adap, chip, addr, alen, buffer, len, 0);
393}
394
395static unsigned int ppc4xx_i2c_set_bus_speed(struct i2c_adapter *adap,
396 unsigned int speed)
397{
398 if (speed != adap->speed)
399 return -1;
400 return speed;
401}
402
403
404
405
406#ifdef CONFIG_SYS_I2C_PPC4XX_CH0
407U_BOOT_I2C_ADAP_COMPLETE(ppc4xx_0, ppc4xx_i2c_init, ppc4xx_i2c_probe,
408 ppc4xx_i2c_read, ppc4xx_i2c_write,
409 ppc4xx_i2c_set_bus_speed,
410 CONFIG_SYS_I2C_PPC4XX_SPEED_0,
411 CONFIG_SYS_I2C_PPC4XX_SLAVE_0, 0)
412#endif
413#ifdef CONFIG_SYS_I2C_PPC4XX_CH1
414U_BOOT_I2C_ADAP_COMPLETE(ppc4xx_1, ppc4xx_i2c_init, ppc4xx_i2c_probe,
415 ppc4xx_i2c_read, ppc4xx_i2c_write,
416 ppc4xx_i2c_set_bus_speed,
417 CONFIG_SYS_I2C_PPC4XX_SPEED_1,
418 CONFIG_SYS_I2C_PPC4XX_SLAVE_1, 1)
419#endif
420