1
2
3
4
5
6
7
8
9
10
11
12
13#ifndef __CONFIG_H
14#define __CONFIG_H
15
16
17#define CONFIG_BOOKE 1
18#define CONFIG_E500 1
19#define CONFIG_CPM2 1
20#define CONFIG_MPC8541 1
21#define CONFIG_MPC8541CDS 1
22
23#define CONFIG_SYS_TEXT_BASE 0xfff80000
24
25#define CONFIG_PCI
26#define CONFIG_PCI_INDIRECT_BRIDGE
27#define CONFIG_SYS_PCI_64BIT 1
28#define CONFIG_TSEC_ENET
29#define CONFIG_ENV_OVERWRITE
30
31#define CONFIG_FSL_LAW 1
32
33#define CONFIG_FSL_VIA
34
35#ifndef __ASSEMBLY__
36extern unsigned long get_clock_freq(void);
37#endif
38#define CONFIG_SYS_CLK_FREQ get_clock_freq()
39
40
41
42
43#define CONFIG_L2_CACHE
44#define CONFIG_BTB
45
46#define CONFIG_SYS_MEMTEST_START 0x00200000
47#define CONFIG_SYS_MEMTEST_END 0x00400000
48
49#define CONFIG_SYS_CCSRBAR 0xe0000000
50#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
51
52
53#define CONFIG_SYS_FSL_DDR1
54#define CONFIG_SPD_EEPROM
55#define CONFIG_DDR_SPD
56#undef CONFIG_FSL_DDR_INTERACTIVE
57
58#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
59
60#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
61#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
62
63#define CONFIG_NUM_DDR_CONTROLLERS 1
64#define CONFIG_DIMM_SLOTS_PER_CTLR 1
65#define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
66
67
68#define SPD_EEPROM_ADDRESS 0x51
69
70
71
72
73#ifndef CONFIG_SPD_EEPROM
74#error ("CONFIG_SPD_EEPROM is required by MPC85555CDS")
75#endif
76
77#undef CONFIG_CLOCKS_IN_MHZ
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113#define CONFIG_SYS_FLASH_BASE 0xff000000
114
115#define CONFIG_SYS_BR0_PRELIM 0xff801001
116#define CONFIG_SYS_BR1_PRELIM 0xff001001
117
118#define CONFIG_SYS_OR0_PRELIM 0xff806e65
119#define CONFIG_SYS_OR1_PRELIM 0xff806e65
120
121#define CONFIG_SYS_FLASH_BANKS_LIST {0xff800000, CONFIG_SYS_FLASH_BASE}
122#define CONFIG_SYS_MAX_FLASH_BANKS 2
123#define CONFIG_SYS_MAX_FLASH_SECT 128
124#undef CONFIG_SYS_FLASH_CHECKSUM
125#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
126#define CONFIG_SYS_FLASH_WRITE_TOUT 500
127
128#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
129
130#define CONFIG_FLASH_CFI_DRIVER
131#define CONFIG_SYS_FLASH_CFI
132#define CONFIG_SYS_FLASH_EMPTY_INFO
133
134
135
136
137
138#define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000
139#define CONFIG_SYS_LBC_SDRAM_SIZE 64
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159#define CONFIG_SYS_BR2_PRELIM 0xf0001861
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175#define CONFIG_SYS_OR2_PRELIM 0xfc006901
176
177#define CONFIG_SYS_LBC_LCRR 0x00030004
178#define CONFIG_SYS_LBC_LBCR 0x00000000
179#define CONFIG_SYS_LBC_LSRT 0x20000000
180#define CONFIG_SYS_LBC_MRTPR 0x00000000
181
182
183
184
185
186
187
188#define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_RFCR16 \
189 | LSDMR_PRETOACT7 \
190 | LSDMR_ACTTORW7 \
191 | LSDMR_BL8 \
192 | LSDMR_WRC4 \
193 | LSDMR_CL3 \
194 | LSDMR_RFEN \
195 )
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227#define CONFIG_FSL_CADMUS
228
229#define CADMUS_BASE_ADDR 0xf8000000
230#define CONFIG_SYS_BR3_PRELIM 0xf8000801
231#define CONFIG_SYS_OR3_PRELIM 0xfff00ff7
232
233#define CONFIG_SYS_INIT_RAM_LOCK 1
234#define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000
235#define CONFIG_SYS_INIT_RAM_SIZE 0x4000
236
237#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
238#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
239
240#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
241#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
242
243
244#define CONFIG_CONS_INDEX 2
245#define CONFIG_SYS_NS16550
246#define CONFIG_SYS_NS16550_SERIAL
247#define CONFIG_SYS_NS16550_REG_SIZE 1
248#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
249
250#define CONFIG_SYS_BAUDRATE_TABLE \
251 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
252
253#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
254#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
255
256
257#define CONFIG_SYS_HUSH_PARSER
258#ifdef CONFIG_SYS_HUSH_PARSER
259#endif
260
261
262#define CONFIG_OF_LIBFDT 1
263#define CONFIG_OF_BOARD_SETUP 1
264#define CONFIG_OF_STDOUT_VIA_ALIAS 1
265
266
267
268
269#define CONFIG_SYS_I2C
270#define CONFIG_SYS_I2C_FSL
271#define CONFIG_SYS_FSL_I2C_SPEED 400000
272#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
273#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
274#define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} }
275
276
277#define CONFIG_ID_EEPROM
278#define CONFIG_SYS_I2C_EEPROM_CCID
279#define CONFIG_SYS_ID_EEPROM
280#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
281#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
282
283
284
285
286
287#define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000
288#define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
289#define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000
290#define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000
291#define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000
292#define CONFIG_SYS_PCI1_IO_BUS 0x00000000
293#define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000
294#define CONFIG_SYS_PCI1_IO_SIZE 0x100000
295
296#define CONFIG_SYS_PCI2_MEM_VIRT 0xa0000000
297#define CONFIG_SYS_PCI2_MEM_BUS 0xa0000000
298#define CONFIG_SYS_PCI2_MEM_PHYS 0xa0000000
299#define CONFIG_SYS_PCI2_MEM_SIZE 0x20000000
300#define CONFIG_SYS_PCI2_IO_VIRT 0xe2100000
301#define CONFIG_SYS_PCI2_IO_BUS 0x00000000
302#define CONFIG_SYS_PCI2_IO_PHYS 0xe2100000
303#define CONFIG_SYS_PCI2_IO_SIZE 0x100000
304
305#ifdef CONFIG_LEGACY
306#define BRIDGE_ID 17
307#define VIA_ID 2
308#else
309#define BRIDGE_ID 28
310#define VIA_ID 4
311#endif
312
313#if defined(CONFIG_PCI)
314
315#define CONFIG_MPC85XX_PCI2
316#define CONFIG_PCI_PNP
317
318#undef CONFIG_EEPRO100
319#undef CONFIG_TULIP
320
321#undef CONFIG_PCI_SCAN_SHOW
322#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057
323
324#endif
325
326
327#if defined(CONFIG_TSEC_ENET)
328
329#define CONFIG_MII 1
330#define CONFIG_TSEC1 1
331#define CONFIG_TSEC1_NAME "TSEC0"
332#define CONFIG_TSEC2 1
333#define CONFIG_TSEC2_NAME "TSEC1"
334#define TSEC1_PHY_ADDR 0
335#define TSEC2_PHY_ADDR 1
336#define TSEC1_PHYIDX 0
337#define TSEC2_PHYIDX 0
338#define TSEC1_FLAGS TSEC_GIGABIT
339#define TSEC2_FLAGS TSEC_GIGABIT
340
341
342#define CONFIG_ETHPRIME "TSEC0"
343
344#endif
345
346
347
348
349#define CONFIG_ENV_IS_IN_FLASH 1
350#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000)
351#define CONFIG_ENV_SECT_SIZE 0x40000
352#define CONFIG_ENV_SIZE 0x2000
353
354#define CONFIG_LOADS_ECHO 1
355#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
356
357
358
359
360#define CONFIG_BOOTP_BOOTFILESIZE
361#define CONFIG_BOOTP_BOOTPATH
362#define CONFIG_BOOTP_GATEWAY
363#define CONFIG_BOOTP_HOSTNAME
364
365
366
367
368
369#include <config_cmd_default.h>
370
371#define CONFIG_CMD_PING
372#define CONFIG_CMD_I2C
373#define CONFIG_CMD_MII
374#define CONFIG_CMD_ELF
375#define CONFIG_CMD_IRQ
376#define CONFIG_CMD_SETEXPR
377#define CONFIG_CMD_REGINFO
378
379#if defined(CONFIG_PCI)
380 #define CONFIG_CMD_PCI
381#endif
382
383
384#undef CONFIG_WATCHDOG
385
386
387
388
389#define CONFIG_SYS_LONGHELP
390#define CONFIG_CMDLINE_EDITING
391#define CONFIG_AUTO_COMPLETE
392#define CONFIG_SYS_LOAD_ADDR 0x2000000
393#if defined(CONFIG_CMD_KGDB)
394#define CONFIG_SYS_CBSIZE 1024
395#else
396#define CONFIG_SYS_CBSIZE 256
397#endif
398#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
399#define CONFIG_SYS_MAXARGS 16
400#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
401
402
403
404
405
406
407#define CONFIG_SYS_BOOTMAPSZ (64 << 20)
408#define CONFIG_SYS_BOOTM_LEN (64 << 20)
409
410#if defined(CONFIG_CMD_KGDB)
411#define CONFIG_KGDB_BAUDRATE 230400
412#endif
413
414
415
416
417
418
419#if defined(CONFIG_TSEC_ENET)
420#define CONFIG_HAS_ETH0
421#define CONFIG_ETHADDR 00:E0:0C:00:00:FD
422#define CONFIG_HAS_ETH1
423#define CONFIG_ETH1ADDR 00:E0:0C:00:01:FD
424#define CONFIG_HAS_ETH2
425#define CONFIG_ETH2ADDR 00:E0:0C:00:02:FD
426#endif
427
428#define CONFIG_IPADDR 192.168.1.253
429
430#define CONFIG_HOSTNAME unknown
431#define CONFIG_ROOTPATH "/nfsroot"
432#define CONFIG_BOOTFILE "your.uImage"
433
434#define CONFIG_SERVERIP 192.168.1.1
435#define CONFIG_GATEWAYIP 192.168.1.1
436#define CONFIG_NETMASK 255.255.255.0
437
438#define CONFIG_LOADADDR 200000
439
440#define CONFIG_BOOTDELAY 10
441#undef CONFIG_BOOTARGS
442
443#define CONFIG_BAUDRATE 115200
444
445#define CONFIG_EXTRA_ENV_SETTINGS \
446 "netdev=eth0\0" \
447 "consoledev=ttyS1\0" \
448 "ramdiskaddr=600000\0" \
449 "ramdiskfile=your.ramdisk.u-boot\0" \
450 "fdtaddr=400000\0" \
451 "fdtfile=your.fdt.dtb\0"
452
453#define CONFIG_NFSBOOTCOMMAND \
454 "setenv bootargs root=/dev/nfs rw " \
455 "nfsroot=$serverip:$rootpath " \
456 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
457 "console=$consoledev,$baudrate $othbootargs;" \
458 "tftp $loadaddr $bootfile;" \
459 "tftp $fdtaddr $fdtfile;" \
460 "bootm $loadaddr - $fdtaddr"
461
462#define CONFIG_RAMBOOTCOMMAND \
463 "setenv bootargs root=/dev/ram rw " \
464 "console=$consoledev,$baudrate $othbootargs;" \
465 "tftp $ramdiskaddr $ramdiskfile;" \
466 "tftp $loadaddr $bootfile;" \
467 "bootm $loadaddr $ramdiskaddr"
468
469#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
470
471#endif
472