1
2
3
4
5
6
7
8#include <common.h>
9#include <asm/processor.h>
10#include <asm/mmu.h>
11#include <asm/io.h>
12#include <linux/compiler.h>
13
14#ifdef CONFIG_ADDR_MAP
15#include <addr_map.h>
16#endif
17
18DECLARE_GLOBAL_DATA_PTR;
19
20int write_bat (ppc_bat_t bat, unsigned long upper, unsigned long lower)
21{
22 __maybe_unused int batn = -1;
23
24 sync();
25
26 switch (bat) {
27 case DBAT0:
28 mtspr (DBAT0L, lower);
29 mtspr (DBAT0U, upper);
30 batn = 0;
31 break;
32 case IBAT0:
33 mtspr (IBAT0L, lower);
34 mtspr (IBAT0U, upper);
35 break;
36 case DBAT1:
37 mtspr (DBAT1L, lower);
38 mtspr (DBAT1U, upper);
39 batn = 1;
40 break;
41 case IBAT1:
42 mtspr (IBAT1L, lower);
43 mtspr (IBAT1U, upper);
44 break;
45 case DBAT2:
46 mtspr (DBAT2L, lower);
47 mtspr (DBAT2U, upper);
48 batn = 2;
49 break;
50 case IBAT2:
51 mtspr (IBAT2L, lower);
52 mtspr (IBAT2U, upper);
53 break;
54 case DBAT3:
55 mtspr (DBAT3L, lower);
56 mtspr (DBAT3U, upper);
57 batn = 3;
58 break;
59 case IBAT3:
60 mtspr (IBAT3L, lower);
61 mtspr (IBAT3U, upper);
62 break;
63#ifdef CONFIG_HIGH_BATS
64 case DBAT4:
65 mtspr (DBAT4L, lower);
66 mtspr (DBAT4U, upper);
67 batn = 4;
68 break;
69 case IBAT4:
70 mtspr (IBAT4L, lower);
71 mtspr (IBAT4U, upper);
72 break;
73 case DBAT5:
74 mtspr (DBAT5L, lower);
75 mtspr (DBAT5U, upper);
76 batn = 5;
77 break;
78 case IBAT5:
79 mtspr (IBAT5L, lower);
80 mtspr (IBAT5U, upper);
81 break;
82 case DBAT6:
83 mtspr (DBAT6L, lower);
84 mtspr (DBAT6U, upper);
85 batn = 6;
86 break;
87 case IBAT6:
88 mtspr (IBAT6L, lower);
89 mtspr (IBAT6U, upper);
90 break;
91 case DBAT7:
92 mtspr (DBAT7L, lower);
93 mtspr (DBAT7U, upper);
94 batn = 7;
95 break;
96 case IBAT7:
97 mtspr (IBAT7L, lower);
98 mtspr (IBAT7U, upper);
99 break;
100#endif
101 default:
102 return (-1);
103 }
104
105#ifdef CONFIG_ADDR_MAP
106 if ((gd->flags & GD_FLG_RELOC) && (batn >= 0)) {
107 phys_size_t size;
108 if (!BATU_VALID(upper))
109 size = 0;
110 else
111 size = BATU_SIZE(upper);
112 addrmap_set_entry(BATU_VADDR(upper), BATL_PADDR(lower),
113 size, batn);
114 }
115#endif
116
117 sync();
118 isync();
119
120 return (0);
121}
122
123int read_bat (ppc_bat_t bat, unsigned long *upper, unsigned long *lower)
124{
125 unsigned long register u;
126 unsigned long register l;
127
128 switch (bat) {
129 case DBAT0:
130 l = mfspr (DBAT0L);
131 u = mfspr (DBAT0U);
132 break;
133 case IBAT0:
134 l = mfspr (IBAT0L);
135 u = mfspr (IBAT0U);
136 break;
137 case DBAT1:
138 l = mfspr (DBAT1L);
139 u = mfspr (DBAT1U);
140 break;
141 case IBAT1:
142 l = mfspr (IBAT1L);
143 u = mfspr (IBAT1U);
144 break;
145 case DBAT2:
146 l = mfspr (DBAT2L);
147 u = mfspr (DBAT2U);
148 break;
149 case IBAT2:
150 l = mfspr (IBAT2L);
151 u = mfspr (IBAT2U);
152 break;
153 case DBAT3:
154 l = mfspr (DBAT3L);
155 u = mfspr (DBAT3U);
156 break;
157 case IBAT3:
158 l = mfspr (IBAT3L);
159 u = mfspr (IBAT3U);
160 break;
161#ifdef CONFIG_HIGH_BATS
162 case DBAT4:
163 l = mfspr (DBAT4L);
164 u = mfspr (DBAT4U);
165 break;
166 case IBAT4:
167 l = mfspr (IBAT4L);
168 u = mfspr (IBAT4U);
169 break;
170 case DBAT5:
171 l = mfspr (DBAT5L);
172 u = mfspr (DBAT5U);
173 break;
174 case IBAT5:
175 l = mfspr (IBAT5L);
176 u = mfspr (IBAT5U);
177 break;
178 case DBAT6:
179 l = mfspr (DBAT6L);
180 u = mfspr (DBAT6U);
181 break;
182 case IBAT6:
183 l = mfspr (IBAT6L);
184 u = mfspr (IBAT6U);
185 break;
186 case DBAT7:
187 l = mfspr (DBAT7L);
188 u = mfspr (DBAT7U);
189 break;
190 case IBAT7:
191 l = mfspr (IBAT7L);
192 u = mfspr (IBAT7U);
193 break;
194#endif
195 default:
196 return (-1);
197 }
198
199 *upper = u;
200 *lower = l;
201
202 return (0);
203}
204
205void print_bats(void)
206{
207 printf("BAT registers:\n");
208
209 printf ("\tIBAT0L = 0x%08X ", mfspr (IBAT0L));
210 printf ("\tIBAT0U = 0x%08X\n", mfspr (IBAT0U));
211 printf ("\tDBAT0L = 0x%08X ", mfspr (DBAT0L));
212 printf ("\tDBAT0U = 0x%08X\n", mfspr (DBAT0U));
213 printf ("\tIBAT1L = 0x%08X ", mfspr (IBAT1L));
214 printf ("\tIBAT1U = 0x%08X\n", mfspr (IBAT1U));
215 printf ("\tDBAT1L = 0x%08X ", mfspr (DBAT1L));
216 printf ("\tDBAT1U = 0x%08X\n", mfspr (DBAT1U));
217 printf ("\tIBAT2L = 0x%08X ", mfspr (IBAT2L));
218 printf ("\tIBAT2U = 0x%08X\n", mfspr (IBAT2U));
219 printf ("\tDBAT2L = 0x%08X ", mfspr (DBAT2L));
220 printf ("\tDBAT2U = 0x%08X\n", mfspr (DBAT2U));
221 printf ("\tIBAT3L = 0x%08X ", mfspr (IBAT3L));
222 printf ("\tIBAT3U = 0x%08X\n", mfspr (IBAT3U));
223 printf ("\tDBAT3L = 0x%08X ", mfspr (DBAT3L));
224 printf ("\tDBAT3U = 0x%08X\n", mfspr (DBAT3U));
225
226#ifdef CONFIG_HIGH_BATS
227 printf ("\tIBAT4L = 0x%08X ", mfspr (IBAT4L));
228 printf ("\tIBAT4U = 0x%08X\n", mfspr (IBAT4U));
229 printf ("\tDBAT4L = 0x%08X ", mfspr (DBAT4L));
230 printf ("\tDBAT4U = 0x%08X\n", mfspr (DBAT4U));
231 printf ("\tIBAT5L = 0x%08X ", mfspr (IBAT5L));
232 printf ("\tIBAT5U = 0x%08X\n", mfspr (IBAT5U));
233 printf ("\tDBAT5L = 0x%08X ", mfspr (DBAT5L));
234 printf ("\tDBAT5U = 0x%08X\n", mfspr (DBAT5U));
235 printf ("\tIBAT6L = 0x%08X ", mfspr (IBAT6L));
236 printf ("\tIBAT6U = 0x%08X\n", mfspr (IBAT6U));
237 printf ("\tDBAT6L = 0x%08X ", mfspr (DBAT6L));
238 printf ("\tDBAT6U = 0x%08X\n", mfspr (DBAT6U));
239 printf ("\tIBAT7L = 0x%08X ", mfspr (IBAT7L));
240 printf ("\tIBAT7U = 0x%08X\n", mfspr (IBAT7U));
241 printf ("\tDBAT7L = 0x%08X ", mfspr (DBAT7L));
242 printf ("\tDBAT7U = 0x%08X\n", mfspr (DBAT7U));
243#endif
244}
245
