1
2
3
4
5
6
7#include <common.h>
8#include <div64.h>
9#include <asm/io.h>
10#include <asm/errno.h>
11#include <asm/arch/imx-regs.h>
12#include <asm/arch/crm_regs.h>
13#include <asm/arch/clock.h>
14#include <asm/arch/sys_proto.h>
15
16enum pll_clocks {
17 PLL_SYS,
18 PLL_BUS,
19 PLL_USBOTG,
20 PLL_ENET,
21 PLL_AUDIO,
22 PLL_VIDEO,
23};
24
25struct mxc_ccm_reg *imx_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
26
27#ifdef CONFIG_MXC_OCOTP
28void enable_ocotp_clk(unsigned char enable)
29{
30 u32 reg;
31
32 reg = __raw_readl(&imx_ccm->CCGR2);
33 if (enable)
34 reg |= MXC_CCM_CCGR2_OCOTP_CTRL_MASK;
35 else
36 reg &= ~MXC_CCM_CCGR2_OCOTP_CTRL_MASK;
37 __raw_writel(reg, &imx_ccm->CCGR2);
38}
39#endif
40
41#ifdef CONFIG_NAND_MXS
42void setup_gpmi_io_clk(u32 cfg)
43{
44
45 clrbits_le32(&imx_ccm->CCGR4,
46 MXC_CCM_CCGR4_RAWNAND_U_BCH_INPUT_APB_MASK |
47 MXC_CCM_CCGR4_RAWNAND_U_GPMI_BCH_INPUT_BCH_MASK |
48 MXC_CCM_CCGR4_RAWNAND_U_GPMI_BCH_INPUT_GPMI_IO_MASK |
49 MXC_CCM_CCGR4_RAWNAND_U_GPMI_INPUT_APB_MASK |
50 MXC_CCM_CCGR4_PL301_MX6QPER1_BCH_MASK);
51
52#if defined(CONFIG_MX6SX)
53 clrbits_le32(&imx_ccm->CCGR4, MXC_CCM_CCGR4_QSPI2_ENFC_MASK);
54
55 clrsetbits_le32(&imx_ccm->cs2cdr,
56 MXC_CCM_CS2CDR_QSPI2_CLK_PODF_MASK |
57 MXC_CCM_CS2CDR_QSPI2_CLK_PRED_MASK |
58 MXC_CCM_CS2CDR_QSPI2_CLK_SEL_MASK,
59 cfg);
60
61 setbits_le32(&imx_ccm->CCGR4, MXC_CCM_CCGR4_QSPI2_ENFC_MASK);
62#else
63 clrbits_le32(&imx_ccm->CCGR2, MXC_CCM_CCGR2_IOMUX_IPT_CLK_IO_MASK);
64
65 clrsetbits_le32(&imx_ccm->cs2cdr,
66 MXC_CCM_CS2CDR_ENFC_CLK_PODF_MASK |
67 MXC_CCM_CS2CDR_ENFC_CLK_PRED_MASK |
68 MXC_CCM_CS2CDR_ENFC_CLK_SEL_MASK,
69 cfg);
70
71 setbits_le32(&imx_ccm->CCGR2, MXC_CCM_CCGR2_IOMUX_IPT_CLK_IO_MASK);
72#endif
73 setbits_le32(&imx_ccm->CCGR4,
74 MXC_CCM_CCGR4_RAWNAND_U_BCH_INPUT_APB_MASK |
75 MXC_CCM_CCGR4_RAWNAND_U_GPMI_BCH_INPUT_BCH_MASK |
76 MXC_CCM_CCGR4_RAWNAND_U_GPMI_BCH_INPUT_GPMI_IO_MASK |
77 MXC_CCM_CCGR4_RAWNAND_U_GPMI_INPUT_APB_MASK |
78 MXC_CCM_CCGR4_PL301_MX6QPER1_BCH_MASK);
79}
80#endif
81
82void enable_usboh3_clk(unsigned char enable)
83{
84 u32 reg;
85
86 reg = __raw_readl(&imx_ccm->CCGR6);
87 if (enable)
88 reg |= MXC_CCM_CCGR6_USBOH3_MASK;
89 else
90 reg &= ~(MXC_CCM_CCGR6_USBOH3_MASK);
91 __raw_writel(reg, &imx_ccm->CCGR6);
92
93}
94
95#if defined(CONFIG_FEC_MXC) && !defined(CONFIG_MX6SX)
96void enable_enet_clk(unsigned char enable)
97{
98 u32 mask, *addr;
99
100 if (is_cpu_type(MXC_CPU_MX6UL)) {
101 mask = MXC_CCM_CCGR3_ENET_MASK;
102 addr = &imx_ccm->CCGR3;
103 } else {
104 mask = MXC_CCM_CCGR1_ENET_MASK;
105 addr = &imx_ccm->CCGR1;
106 }
107
108 if (enable)
109 setbits_le32(addr, mask);
110 else
111 clrbits_le32(addr, mask);
112}
113#endif
114
115#ifdef CONFIG_MXC_UART
116void enable_uart_clk(unsigned char enable)
117{
118 u32 mask;
119
120 if (is_cpu_type(MXC_CPU_MX6UL))
121 mask = MXC_CCM_CCGR5_UART_MASK;
122 else
123 mask = MXC_CCM_CCGR5_UART_MASK | MXC_CCM_CCGR5_UART_SERIAL_MASK;
124
125 if (enable)
126 setbits_le32(&imx_ccm->CCGR5, mask);
127 else
128 clrbits_le32(&imx_ccm->CCGR5, mask);
129}
130#endif
131
132#ifdef CONFIG_MMC
133int enable_usdhc_clk(unsigned char enable, unsigned bus_num)
134{
135 u32 mask;
136
137 if (bus_num > 3)
138 return -EINVAL;
139
140 mask = MXC_CCM_CCGR_CG_MASK << (bus_num * 2 + 2);
141 if (enable)
142 setbits_le32(&imx_ccm->CCGR6, mask);
143 else
144 clrbits_le32(&imx_ccm->CCGR6, mask);
145
146 return 0;
147}
148#endif
149
150#ifdef CONFIG_SYS_I2C_MXC
151
152int enable_i2c_clk(unsigned char enable, unsigned i2c_num)
153{
154 u32 reg;
155 u32 mask;
156 u32 *addr;
157
158 if (i2c_num > 3)
159 return -EINVAL;
160 if (i2c_num < 3) {
161 mask = MXC_CCM_CCGR_CG_MASK
162 << (MXC_CCM_CCGR2_I2C1_SERIAL_OFFSET
163 + (i2c_num << 1));
164 reg = __raw_readl(&imx_ccm->CCGR2);
165 if (enable)
166 reg |= mask;
167 else
168 reg &= ~mask;
169 __raw_writel(reg, &imx_ccm->CCGR2);
170 } else {
171 if (is_cpu_type(MXC_CPU_MX6SX) || is_cpu_type(MXC_CPU_MX6UL)) {
172 mask = MXC_CCM_CCGR6_I2C4_MASK;
173 addr = &imx_ccm->CCGR6;
174 } else {
175 mask = MXC_CCM_CCGR1_I2C4_SERIAL_MASK;
176 addr = &imx_ccm->CCGR1;
177 }
178 reg = __raw_readl(addr);
179 if (enable)
180 reg |= mask;
181 else
182 reg &= ~mask;
183 __raw_writel(reg, addr);
184 }
185 return 0;
186}
187#endif
188
189
190int enable_spi_clk(unsigned char enable, unsigned spi_num)
191{
192 u32 reg;
193 u32 mask;
194
195 if (spi_num > SPI_MAX_NUM)
196 return -EINVAL;
197
198 mask = MXC_CCM_CCGR_CG_MASK << (spi_num << 1);
199 reg = __raw_readl(&imx_ccm->CCGR1);
200 if (enable)
201 reg |= mask;
202 else
203 reg &= ~mask;
204 __raw_writel(reg, &imx_ccm->CCGR1);
205 return 0;
206}
207static u32 decode_pll(enum pll_clocks pll, u32 infreq)
208{
209 u32 div, test_div, pll_num, pll_denom;
210
211 switch (pll) {
212 case PLL_SYS:
213 div = __raw_readl(&imx_ccm->analog_pll_sys);
214 div &= BM_ANADIG_PLL_SYS_DIV_SELECT;
215
216 return (infreq * div) >> 1;
217 case PLL_BUS:
218 div = __raw_readl(&imx_ccm->analog_pll_528);
219 div &= BM_ANADIG_PLL_528_DIV_SELECT;
220
221 return infreq * (20 + (div << 1));
222 case PLL_USBOTG:
223 div = __raw_readl(&imx_ccm->analog_usb1_pll_480_ctrl);
224 div &= BM_ANADIG_USB1_PLL_480_CTRL_DIV_SELECT;
225
226 return infreq * (20 + (div << 1));
227 case PLL_ENET:
228 div = __raw_readl(&imx_ccm->analog_pll_enet);
229 div &= BM_ANADIG_PLL_ENET_DIV_SELECT;
230
231 return 25000000 * (div + (div >> 1) + 1);
232 case PLL_AUDIO:
233 div = __raw_readl(&imx_ccm->analog_pll_audio);
234 if (!(div & BM_ANADIG_PLL_AUDIO_ENABLE))
235 return 0;
236
237 if (div & BM_ANADIG_PLL_AUDIO_BYPASS)
238 return MXC_HCLK;
239 pll_num = __raw_readl(&imx_ccm->analog_pll_audio_num);
240 pll_denom = __raw_readl(&imx_ccm->analog_pll_audio_denom);
241 test_div = (div & BM_ANADIG_PLL_AUDIO_TEST_DIV_SELECT) >>
242 BP_ANADIG_PLL_AUDIO_TEST_DIV_SELECT;
243 div &= BM_ANADIG_PLL_AUDIO_DIV_SELECT;
244 if (test_div == 3) {
245 debug("Error test_div\n");
246 return 0;
247 }
248 test_div = 1 << (2 - test_div);
249
250 return infreq * (div + pll_num / pll_denom) / test_div;
251 case PLL_VIDEO:
252 div = __raw_readl(&imx_ccm->analog_pll_video);
253 if (!(div & BM_ANADIG_PLL_VIDEO_ENABLE))
254 return 0;
255
256 if (div & BM_ANADIG_PLL_VIDEO_BYPASS)
257 return MXC_HCLK;
258 pll_num = __raw_readl(&imx_ccm->analog_pll_video_num);
259 pll_denom = __raw_readl(&imx_ccm->analog_pll_video_denom);
260 test_div = (div & BM_ANADIG_PLL_VIDEO_POST_DIV_SELECT) >>
261 BP_ANADIG_PLL_VIDEO_POST_DIV_SELECT;
262 div &= BM_ANADIG_PLL_VIDEO_DIV_SELECT;
263 if (test_div == 3) {
264 debug("Error test_div\n");
265 return 0;
266 }
267 test_div = 1 << (2 - test_div);
268
269 return infreq * (div + pll_num / pll_denom) / test_div;
270 default:
271 return 0;
272 }
273
274}
275static u32 mxc_get_pll_pfd(enum pll_clocks pll, int pfd_num)
276{
277 u32 div;
278 u64 freq;
279
280 switch (pll) {
281 case PLL_BUS:
282 if (!is_cpu_type(MXC_CPU_MX6UL)) {
283 if (pfd_num == 3) {
284
285 return 0;
286 }
287 }
288 div = __raw_readl(&imx_ccm->analog_pfd_528);
289 freq = (u64)decode_pll(PLL_BUS, MXC_HCLK);
290 break;
291 case PLL_USBOTG:
292 div = __raw_readl(&imx_ccm->analog_pfd_480);
293 freq = (u64)decode_pll(PLL_USBOTG, MXC_HCLK);
294 break;
295 default:
296
297 return 0;
298 }
299
300 return lldiv(freq * 18, (div & ANATOP_PFD_FRAC_MASK(pfd_num)) >>
301 ANATOP_PFD_FRAC_SHIFT(pfd_num));
302}
303
304static u32 get_mcu_main_clk(void)
305{
306 u32 reg, freq;
307
308 reg = __raw_readl(&imx_ccm->cacrr);
309 reg &= MXC_CCM_CACRR_ARM_PODF_MASK;
310 reg >>= MXC_CCM_CACRR_ARM_PODF_OFFSET;
311 freq = decode_pll(PLL_SYS, MXC_HCLK);
312
313 return freq / (reg + 1);
314}
315
316u32 get_periph_clk(void)
317{
318 u32 reg, div = 0, freq = 0;
319
320 reg = __raw_readl(&imx_ccm->cbcdr);
321 if (reg & MXC_CCM_CBCDR_PERIPH_CLK_SEL) {
322 div = (reg & MXC_CCM_CBCDR_PERIPH_CLK2_PODF_MASK) >>
323 MXC_CCM_CBCDR_PERIPH_CLK2_PODF_OFFSET;
324 reg = __raw_readl(&imx_ccm->cbcmr);
325 reg &= MXC_CCM_CBCMR_PERIPH_CLK2_SEL_MASK;
326 reg >>= MXC_CCM_CBCMR_PERIPH_CLK2_SEL_OFFSET;
327
328 switch (reg) {
329 case 0:
330 freq = decode_pll(PLL_USBOTG, MXC_HCLK);
331 break;
332 case 1:
333 case 2:
334 freq = MXC_HCLK;
335 break;
336 default:
337 break;
338 }
339 } else {
340 reg = __raw_readl(&imx_ccm->cbcmr);
341 reg &= MXC_CCM_CBCMR_PRE_PERIPH_CLK_SEL_MASK;
342 reg >>= MXC_CCM_CBCMR_PRE_PERIPH_CLK_SEL_OFFSET;
343
344 switch (reg) {
345 case 0:
346 freq = decode_pll(PLL_BUS, MXC_HCLK);
347 break;
348 case 1:
349 freq = mxc_get_pll_pfd(PLL_BUS, 2);
350 break;
351 case 2:
352 freq = mxc_get_pll_pfd(PLL_BUS, 0);
353 break;
354 case 3:
355
356 freq = mxc_get_pll_pfd(PLL_BUS, 2) / 2;
357 break;
358 default:
359 break;
360 }
361 }
362
363 return freq / (div + 1);
364}
365
366static u32 get_ipg_clk(void)
367{
368 u32 reg, ipg_podf;
369
370 reg = __raw_readl(&imx_ccm->cbcdr);
371 reg &= MXC_CCM_CBCDR_IPG_PODF_MASK;
372 ipg_podf = reg >> MXC_CCM_CBCDR_IPG_PODF_OFFSET;
373
374 return get_ahb_clk() / (ipg_podf + 1);
375}
376
377static u32 get_ipg_per_clk(void)
378{
379 u32 reg, perclk_podf;
380
381 reg = __raw_readl(&imx_ccm->cscmr1);
382 if (is_cpu_type(MXC_CPU_MX6SL) || is_cpu_type(MXC_CPU_MX6SX) ||
383 is_mx6dqp() || is_cpu_type(MXC_CPU_MX6UL)) {
384 if (reg & MXC_CCM_CSCMR1_PER_CLK_SEL_MASK)
385 return MXC_HCLK;
386 }
387
388 perclk_podf = reg & MXC_CCM_CSCMR1_PERCLK_PODF_MASK;
389
390 return get_ipg_clk() / (perclk_podf + 1);
391}
392
393static u32 get_uart_clk(void)
394{
395 u32 reg, uart_podf;
396 u32 freq = decode_pll(PLL_USBOTG, MXC_HCLK) / 6;
397 reg = __raw_readl(&imx_ccm->cscdr1);
398
399 if (is_cpu_type(MXC_CPU_MX6SL) || is_cpu_type(MXC_CPU_MX6SX) ||
400 is_mx6dqp() || is_cpu_type(MXC_CPU_MX6UL)) {
401 if (reg & MXC_CCM_CSCDR1_UART_CLK_SEL)
402 freq = MXC_HCLK;
403 }
404
405 reg &= MXC_CCM_CSCDR1_UART_CLK_PODF_MASK;
406 uart_podf = reg >> MXC_CCM_CSCDR1_UART_CLK_PODF_OFFSET;
407
408 return freq / (uart_podf + 1);
409}
410
411static u32 get_cspi_clk(void)
412{
413 u32 reg, cspi_podf;
414
415 reg = __raw_readl(&imx_ccm->cscdr2);
416 cspi_podf = (reg & MXC_CCM_CSCDR2_ECSPI_CLK_PODF_MASK) >>
417 MXC_CCM_CSCDR2_ECSPI_CLK_PODF_OFFSET;
418
419 if (is_mx6dqp() || is_cpu_type(MXC_CPU_MX6SL) ||
420 is_cpu_type(MXC_CPU_MX6SX) || is_cpu_type(MXC_CPU_MX6UL)) {
421 if (reg & MXC_CCM_CSCDR2_ECSPI_CLK_SEL_MASK)
422 return MXC_HCLK / (cspi_podf + 1);
423 }
424
425 return decode_pll(PLL_USBOTG, MXC_HCLK) / (8 * (cspi_podf + 1));
426}
427
428static u32 get_axi_clk(void)
429{
430 u32 root_freq, axi_podf;
431 u32 cbcdr = __raw_readl(&imx_ccm->cbcdr);
432
433 axi_podf = cbcdr & MXC_CCM_CBCDR_AXI_PODF_MASK;
434 axi_podf >>= MXC_CCM_CBCDR_AXI_PODF_OFFSET;
435
436 if (cbcdr & MXC_CCM_CBCDR_AXI_SEL) {
437 if (cbcdr & MXC_CCM_CBCDR_AXI_ALT_SEL)
438 root_freq = mxc_get_pll_pfd(PLL_BUS, 2);
439 else
440 root_freq = mxc_get_pll_pfd(PLL_USBOTG, 1);
441 } else
442 root_freq = get_periph_clk();
443
444 return root_freq / (axi_podf + 1);
445}
446
447static u32 get_emi_slow_clk(void)
448{
449 u32 emi_clk_sel, emi_slow_podf, cscmr1, root_freq = 0;
450
451 cscmr1 = __raw_readl(&imx_ccm->cscmr1);
452 emi_clk_sel = cscmr1 & MXC_CCM_CSCMR1_ACLK_EMI_SLOW_MASK;
453 emi_clk_sel >>= MXC_CCM_CSCMR1_ACLK_EMI_SLOW_OFFSET;
454 emi_slow_podf = cscmr1 & MXC_CCM_CSCMR1_ACLK_EMI_SLOW_PODF_MASK;
455 emi_slow_podf >>= MXC_CCM_CSCMR1_ACLK_EMI_SLOW_PODF_OFFSET;
456
457 switch (emi_clk_sel) {
458 case 0:
459 root_freq = get_axi_clk();
460 break;
461 case 1:
462 root_freq = decode_pll(PLL_USBOTG, MXC_HCLK);
463 break;
464 case 2:
465 root_freq = mxc_get_pll_pfd(PLL_BUS, 2);
466 break;
467 case 3:
468 root_freq = mxc_get_pll_pfd(PLL_BUS, 0);
469 break;
470 }
471
472 return root_freq / (emi_slow_podf + 1);
473}
474
475static u32 get_mmdc_ch0_clk(void)
476{
477 u32 cbcmr = __raw_readl(&imx_ccm->cbcmr);
478 u32 cbcdr = __raw_readl(&imx_ccm->cbcdr);
479
480 u32 freq, podf, per2_clk2_podf, pmu_misc2_audio_div;
481
482 if (is_cpu_type(MXC_CPU_MX6SX) || is_cpu_type(MXC_CPU_MX6UL) ||
483 is_cpu_type(MXC_CPU_MX6SL)) {
484 podf = (cbcdr & MXC_CCM_CBCDR_MMDC_CH1_PODF_MASK) >>
485 MXC_CCM_CBCDR_MMDC_CH1_PODF_OFFSET;
486 if (cbcdr & MXC_CCM_CBCDR_PERIPH2_CLK_SEL) {
487 per2_clk2_podf = (cbcdr & MXC_CCM_CBCDR_PERIPH2_CLK2_PODF_MASK) >>
488 MXC_CCM_CBCDR_PERIPH2_CLK2_PODF_OFFSET;
489 if (is_cpu_type(MXC_CPU_MX6SL)) {
490 if (cbcmr & MXC_CCM_CBCMR_PERIPH2_CLK2_SEL)
491 freq = MXC_HCLK;
492 else
493 freq = decode_pll(PLL_USBOTG, MXC_HCLK);
494 } else {
495 if (cbcmr & MXC_CCM_CBCMR_PERIPH2_CLK2_SEL)
496 freq = decode_pll(PLL_BUS, MXC_HCLK);
497 else
498 freq = decode_pll(PLL_USBOTG, MXC_HCLK);
499 }
500 } else {
501 per2_clk2_podf = 0;
502 switch ((cbcmr &
503 MXC_CCM_CBCMR_PRE_PERIPH2_CLK_SEL_MASK) >>
504 MXC_CCM_CBCMR_PRE_PERIPH2_CLK_SEL_OFFSET) {
505 case 0:
506 freq = decode_pll(PLL_BUS, MXC_HCLK);
507 break;
508 case 1:
509 freq = mxc_get_pll_pfd(PLL_BUS, 2);
510 break;
511 case 2:
512 freq = mxc_get_pll_pfd(PLL_BUS, 0);
513 break;
514 case 3:
515 pmu_misc2_audio_div = PMU_MISC2_AUDIO_DIV(__raw_readl(&imx_ccm->pmu_misc2));
516 switch (pmu_misc2_audio_div) {
517 case 0:
518 case 2:
519 pmu_misc2_audio_div = 1;
520 break;
521 case 1:
522 pmu_misc2_audio_div = 2;
523 break;
524 case 3:
525 pmu_misc2_audio_div = 4;
526 break;
527 }
528 freq = decode_pll(PLL_AUDIO, MXC_HCLK) /
529 pmu_misc2_audio_div;
530 break;
531 }
532 }
533 return freq / (podf + 1) / (per2_clk2_podf + 1);
534 } else {
535 podf = (cbcdr & MXC_CCM_CBCDR_MMDC_CH0_PODF_MASK) >>
536 MXC_CCM_CBCDR_MMDC_CH0_PODF_OFFSET;
537 return get_periph_clk() / (podf + 1);
538 }
539}
540
541#if defined(CONFIG_VIDEO_MXS)
542static int enable_pll_video(u32 pll_div, u32 pll_num, u32 pll_denom,
543 u32 post_div)
544{
545 u32 reg = 0;
546 ulong start;
547
548 debug("pll5 div = %d, num = %d, denom = %d\n",
549 pll_div, pll_num, pll_denom);
550
551
552 writel(BM_ANADIG_PLL_VIDEO_POWERDOWN |
553 BM_ANADIG_PLL_VIDEO_BYPASS |
554 BM_ANADIG_PLL_VIDEO_DIV_SELECT |
555 BM_ANADIG_PLL_VIDEO_POST_DIV_SELECT,
556 &imx_ccm->analog_pll_video_clr);
557
558
559 switch (post_div) {
560 case 1:
561 writel(BF_ANADIG_PLL_VIDEO_DIV_SELECT(pll_div) |
562 BF_ANADIG_PLL_VIDEO_POST_DIV_SELECT(0x2),
563 &imx_ccm->analog_pll_video_set);
564 break;
565 case 2:
566 writel(BF_ANADIG_PLL_VIDEO_DIV_SELECT(pll_div) |
567 BF_ANADIG_PLL_VIDEO_POST_DIV_SELECT(0x1),
568 &imx_ccm->analog_pll_video_set);
569 break;
570 case 4:
571 writel(BF_ANADIG_PLL_VIDEO_DIV_SELECT(pll_div) |
572 BF_ANADIG_PLL_VIDEO_POST_DIV_SELECT(0x0),
573 &imx_ccm->analog_pll_video_set);
574 break;
575 default:
576 puts("Wrong test_div!\n");
577 return -EINVAL;
578 }
579
580 writel(BF_ANADIG_PLL_VIDEO_NUM_A(pll_num),
581 &imx_ccm->analog_pll_video_num);
582 writel(BF_ANADIG_PLL_VIDEO_DENOM_B(pll_denom),
583 &imx_ccm->analog_pll_video_denom);
584
585
586 start = get_timer(0);
587
588 do {
589 reg = readl(&imx_ccm->analog_pll_video);
590 if (reg & BM_ANADIG_PLL_VIDEO_LOCK) {
591
592 writel(BM_ANADIG_PLL_VIDEO_ENABLE,
593 &imx_ccm->analog_pll_video_set);
594 return 0;
595 }
596 } while (get_timer(0) < (start + 10));
597
598 puts("Lock PLL5 timeout\n");
599
600 return -ETIME;
601}
602
603
604
605
606
607
608void mxs_set_lcdclk(u32 base_addr, u32 freq)
609{
610 u32 reg = 0;
611 u32 hck = MXC_HCLK / 1000;
612
613 u32 min = hck * 27;
614 u32 max = hck * 54;
615 u32 temp, best = 0;
616 u32 i, j, max_pred = 8, max_postd = 8, pred = 1, postd = 1;
617 u32 pll_div, pll_num, pll_denom, post_div = 1;
618
619 debug("mxs_set_lcdclk, freq = %dKHz\n", freq);
620
621 if ((!is_cpu_type(MXC_CPU_MX6SX)) && !is_cpu_type(MXC_CPU_MX6UL)) {
622 debug("This chip not support lcd!\n");
623 return;
624 }
625
626 if (base_addr == LCDIF1_BASE_ADDR) {
627 reg = readl(&imx_ccm->cscdr2);
628
629 if ((reg & MXC_CCM_CSCDR2_LCDIF1_CLK_SEL_MASK) != 0)
630 return;
631 }
632
633 if (is_cpu_type(MXC_CPU_MX6SX)) {
634 reg = readl(&imx_ccm->cscdr2);
635
636 if ((reg & MXC_CCM_CSCDR2_LCDIF2_CLK_SEL_MASK) != 0)
637 return;
638 }
639
640 temp = freq * max_pred * max_postd;
641 if (temp < min) {
642
643
644
645
646
647
648
649
650
651 for (post_div = 2; post_div <= 4; post_div <<= 1) {
652 if ((temp * post_div) > min) {
653 freq *= post_div;
654 break;
655 }
656 }
657
658 if (post_div > 4) {
659 printf("Fail to set rate to %dkhz", freq);
660 return;
661 }
662 }
663
664
665 for (i = 1; i <= max_pred; i++) {
666 for (j = 1; j <= max_postd; j++) {
667 temp = freq * i * j;
668 if (temp > max || temp < min)
669 continue;
670 if (best == 0 || temp < best) {
671 best = temp;
672 pred = i;
673 postd = j;
674 }
675 }
676 }
677
678 if (best == 0) {
679 printf("Fail to set rate to %dKHz", freq);
680 return;
681 }
682
683 debug("best %d, pred = %d, postd = %d\n", best, pred, postd);
684
685 pll_div = best / hck;
686 pll_denom = 1000000;
687 pll_num = (best - hck * pll_div) * pll_denom / hck;
688
689
690
691
692
693
694
695
696
697 if (base_addr == LCDIF1_BASE_ADDR) {
698 if (enable_pll_video(pll_div, pll_num, pll_denom, post_div))
699 return;
700
701
702 clrsetbits_le32(&imx_ccm->cscdr2,
703 MXC_CCM_CSCDR2_LCDIF1_PRED_SEL_MASK |
704 MXC_CCM_CSCDR2_LCDIF1_PRE_DIV_MASK,
705 (0x2 << MXC_CCM_CSCDR2_LCDIF1_PRED_SEL_OFFSET) |
706 ((pred - 1) <<
707 MXC_CCM_CSCDR2_LCDIF1_PRE_DIV_OFFSET));
708
709
710 clrsetbits_le32(&imx_ccm->cbcmr,
711 MXC_CCM_CBCMR_LCDIF1_PODF_MASK,
712 ((postd - 1) <<
713 MXC_CCM_CBCMR_LCDIF1_PODF_OFFSET));
714 } else if (is_cpu_type(MXC_CPU_MX6SX)) {
715
716 if (enable_pll_video(pll_div, pll_num, pll_denom, post_div))
717 return;
718
719
720 clrsetbits_le32(&imx_ccm->cscdr2,
721 MXC_CCM_CSCDR2_LCDIF2_PRED_SEL_MASK |
722 MXC_CCM_CSCDR2_LCDIF2_PRE_DIV_MASK,
723 (0x2 << MXC_CCM_CSCDR2_LCDIF2_PRED_SEL_OFFSET) |
724 ((pred - 1) <<
725 MXC_CCM_CSCDR2_LCDIF2_PRE_DIV_OFFSET));
726
727
728 clrsetbits_le32(&imx_ccm->cscmr1,
729 MXC_CCM_CSCMR1_LCDIF2_PODF_MASK,
730 ((postd - 1) <<
731 MXC_CCM_CSCMR1_LCDIF2_PODF_OFFSET));
732 }
733}
734
735int enable_lcdif_clock(u32 base_addr)
736{
737 u32 reg = 0;
738 u32 lcdif_clk_sel_mask, lcdif_ccgr3_mask;
739
740 if (is_cpu_type(MXC_CPU_MX6SX)) {
741 if ((base_addr != LCDIF1_BASE_ADDR) &&
742 (base_addr != LCDIF2_BASE_ADDR)) {
743 puts("Wrong LCD interface!\n");
744 return -EINVAL;
745 }
746
747 lcdif_clk_sel_mask = (base_addr == LCDIF2_BASE_ADDR) ?
748 MXC_CCM_CSCDR2_LCDIF2_CLK_SEL_MASK :
749 MXC_CCM_CSCDR2_LCDIF1_CLK_SEL_MASK;
750 lcdif_ccgr3_mask = (base_addr == LCDIF2_BASE_ADDR) ?
751 (MXC_CCM_CCGR3_LCDIF2_PIX_MASK |
752 MXC_CCM_CCGR3_DISP_AXI_MASK) :
753 (MXC_CCM_CCGR3_LCDIF1_PIX_MASK |
754 MXC_CCM_CCGR3_DISP_AXI_MASK);
755 } else if (is_cpu_type(MXC_CPU_MX6UL)) {
756 if (base_addr != LCDIF1_BASE_ADDR) {
757 puts("Wrong LCD interface!\n");
758 return -EINVAL;
759 }
760
761 lcdif_clk_sel_mask = MXC_CCM_CSCDR2_LCDIF1_CLK_SEL_MASK;
762 lcdif_ccgr3_mask = MXC_CCM_CCGR3_LCDIF1_PIX_MASK;
763 } else {
764 return 0;
765 }
766
767 reg = readl(&imx_ccm->cscdr2);
768 reg &= ~lcdif_clk_sel_mask;
769 writel(reg, &imx_ccm->cscdr2);
770
771
772 reg = readl(&imx_ccm->CCGR3);
773 reg |= lcdif_ccgr3_mask;
774 writel(reg, &imx_ccm->CCGR3);
775
776 reg = readl(&imx_ccm->CCGR2);
777 reg |= MXC_CCM_CCGR2_LCD_MASK;
778 writel(reg, &imx_ccm->CCGR2);
779
780 return 0;
781}
782#endif
783
784#ifdef CONFIG_FSL_QSPI
785
786void enable_qspi_clk(int qspi_num)
787{
788 u32 reg = 0;
789
790 switch (qspi_num) {
791 case 0:
792
793 clrbits_le32(&imx_ccm->CCGR3, MXC_CCM_CCGR3_QSPI1_MASK);
794
795
796 reg = readl(&imx_ccm->cscmr1);
797 reg &= ~(MXC_CCM_CSCMR1_QSPI1_PODF_MASK |
798 MXC_CCM_CSCMR1_QSPI1_CLK_SEL_MASK);
799 reg |= ((1 << MXC_CCM_CSCMR1_QSPI1_PODF_OFFSET) |
800 (2 << MXC_CCM_CSCMR1_QSPI1_CLK_SEL_OFFSET));
801 writel(reg, &imx_ccm->cscmr1);
802
803
804 setbits_le32(&imx_ccm->CCGR3, MXC_CCM_CCGR3_QSPI1_MASK);
805 break;
806 case 1:
807
808
809
810
811
812 clrbits_le32(&imx_ccm->CCGR4, MXC_CCM_CCGR4_QSPI2_ENFC_MASK |
813 MXC_CCM_CCGR4_RAWNAND_U_GPMI_BCH_INPUT_GPMI_IO_MASK);
814
815
816 reg = readl(&imx_ccm->cs2cdr);
817 reg &= ~(MXC_CCM_CS2CDR_QSPI2_CLK_PODF_MASK |
818 MXC_CCM_CS2CDR_QSPI2_CLK_PRED_MASK |
819 MXC_CCM_CS2CDR_QSPI2_CLK_SEL_MASK);
820 reg |= (MXC_CCM_CS2CDR_QSPI2_CLK_PRED(0x1) |
821 MXC_CCM_CS2CDR_QSPI2_CLK_SEL(0x3));
822 writel(reg, &imx_ccm->cs2cdr);
823
824
825 setbits_le32(&imx_ccm->CCGR4, MXC_CCM_CCGR4_QSPI2_ENFC_MASK |
826 MXC_CCM_CCGR4_RAWNAND_U_GPMI_BCH_INPUT_GPMI_IO_MASK);
827 break;
828 default:
829 break;
830 }
831}
832#endif
833
834#ifdef CONFIG_FEC_MXC
835int enable_fec_anatop_clock(int fec_id, enum enet_freq freq)
836{
837 u32 reg = 0;
838 s32 timeout = 100000;
839
840 struct anatop_regs __iomem *anatop =
841 (struct anatop_regs __iomem *)ANATOP_BASE_ADDR;
842
843 if (freq < ENET_25MHZ || freq > ENET_125MHZ)
844 return -EINVAL;
845
846 reg = readl(&anatop->pll_enet);
847
848 if (fec_id == 0) {
849 reg &= ~BM_ANADIG_PLL_ENET_DIV_SELECT;
850 reg |= BF_ANADIG_PLL_ENET_DIV_SELECT(freq);
851 } else if (fec_id == 1) {
852
853 if (!(is_cpu_type(MXC_CPU_MX6SX) ||
854 is_cpu_type(MXC_CPU_MX6UL)))
855 return -EINVAL;
856 reg &= ~BM_ANADIG_PLL_ENET2_DIV_SELECT;
857 reg |= BF_ANADIG_PLL_ENET2_DIV_SELECT(freq);
858 } else {
859 return -EINVAL;
860 }
861
862 if ((reg & BM_ANADIG_PLL_ENET_POWERDOWN) ||
863 (!(reg & BM_ANADIG_PLL_ENET_LOCK))) {
864 reg &= ~BM_ANADIG_PLL_ENET_POWERDOWN;
865 writel(reg, &anatop->pll_enet);
866 while (timeout--) {
867 if (readl(&anatop->pll_enet) & BM_ANADIG_PLL_ENET_LOCK)
868 break;
869 }
870 if (timeout < 0)
871 return -ETIMEDOUT;
872 }
873
874
875 if (fec_id == 0)
876 reg |= BM_ANADIG_PLL_ENET_ENABLE;
877 else
878 reg |= BM_ANADIG_PLL_ENET2_ENABLE;
879 reg &= ~BM_ANADIG_PLL_ENET_BYPASS;
880 writel(reg, &anatop->pll_enet);
881
882#ifdef CONFIG_MX6SX
883
884
885
886
887 reg = readl(&imx_ccm->chsccdr);
888 reg &= ~(MXC_CCM_CHSCCDR_ENET_PRE_CLK_SEL_MASK
889 | MXC_CCM_CHSCCDR_ENET_PODF_MASK
890 | MXC_CCM_CHSCCDR_ENET_CLK_SEL_MASK);
891
892 reg |= (4 << MXC_CCM_CHSCCDR_ENET_PRE_CLK_SEL_OFFSET);
893
894 reg |= (1 << MXC_CCM_CHSCCDR_ENET_PODF_OFFSET);
895 reg |= (0 << MXC_CCM_CHSCCDR_ENET_CLK_SEL_OFFSET);
896 writel(reg, &imx_ccm->chsccdr);
897
898
899 reg = readl(&imx_ccm->CCGR3);
900 reg |= MXC_CCM_CCGR3_ENET_MASK;
901 writel(reg, &imx_ccm->CCGR3);
902#endif
903 return 0;
904}
905#endif
906
907static u32 get_usdhc_clk(u32 port)
908{
909 u32 root_freq = 0, usdhc_podf = 0, clk_sel = 0;
910 u32 cscmr1 = __raw_readl(&imx_ccm->cscmr1);
911 u32 cscdr1 = __raw_readl(&imx_ccm->cscdr1);
912
913 switch (port) {
914 case 0:
915 usdhc_podf = (cscdr1 & MXC_CCM_CSCDR1_USDHC1_PODF_MASK) >>
916 MXC_CCM_CSCDR1_USDHC1_PODF_OFFSET;
917 clk_sel = cscmr1 & MXC_CCM_CSCMR1_USDHC1_CLK_SEL;
918
919 break;
920 case 1:
921 usdhc_podf = (cscdr1 & MXC_CCM_CSCDR1_USDHC2_PODF_MASK) >>
922 MXC_CCM_CSCDR1_USDHC2_PODF_OFFSET;
923 clk_sel = cscmr1 & MXC_CCM_CSCMR1_USDHC2_CLK_SEL;
924
925 break;
926 case 2:
927 usdhc_podf = (cscdr1 & MXC_CCM_CSCDR1_USDHC3_PODF_MASK) >>
928 MXC_CCM_CSCDR1_USDHC3_PODF_OFFSET;
929 clk_sel = cscmr1 & MXC_CCM_CSCMR1_USDHC3_CLK_SEL;
930
931 break;
932 case 3:
933 usdhc_podf = (cscdr1 & MXC_CCM_CSCDR1_USDHC4_PODF_MASK) >>
934 MXC_CCM_CSCDR1_USDHC4_PODF_OFFSET;
935 clk_sel = cscmr1 & MXC_CCM_CSCMR1_USDHC4_CLK_SEL;
936
937 break;
938 default:
939 break;
940 }
941
942 if (clk_sel)
943 root_freq = mxc_get_pll_pfd(PLL_BUS, 0);
944 else
945 root_freq = mxc_get_pll_pfd(PLL_BUS, 2);
946
947 return root_freq / (usdhc_podf + 1);
948}
949
950u32 imx_get_uartclk(void)
951{
952 return get_uart_clk();
953}
954
955u32 imx_get_fecclk(void)
956{
957 return mxc_get_clock(MXC_IPG_CLK);
958}
959
960#if defined(CONFIG_CMD_SATA) || defined(CONFIG_PCIE_IMX)
961static int enable_enet_pll(uint32_t en)
962{
963 struct mxc_ccm_reg *const imx_ccm
964 = (struct mxc_ccm_reg *) CCM_BASE_ADDR;
965 s32 timeout = 100000;
966 u32 reg = 0;
967
968
969 reg = readl(&imx_ccm->analog_pll_enet);
970 reg &= ~BM_ANADIG_PLL_SYS_POWERDOWN;
971 writel(reg, &imx_ccm->analog_pll_enet);
972 reg |= BM_ANADIG_PLL_SYS_ENABLE;
973 while (timeout--) {
974 if (readl(&imx_ccm->analog_pll_enet) & BM_ANADIG_PLL_SYS_LOCK)
975 break;
976 }
977 if (timeout <= 0)
978 return -EIO;
979 reg &= ~BM_ANADIG_PLL_SYS_BYPASS;
980 writel(reg, &imx_ccm->analog_pll_enet);
981 reg |= en;
982 writel(reg, &imx_ccm->analog_pll_enet);
983 return 0;
984}
985#endif
986
987#ifdef CONFIG_CMD_SATA
988static void ungate_sata_clock(void)
989{
990 struct mxc_ccm_reg *const imx_ccm =
991 (struct mxc_ccm_reg *)CCM_BASE_ADDR;
992
993
994 setbits_le32(&imx_ccm->CCGR5, MXC_CCM_CCGR5_SATA_MASK);
995}
996
997int enable_sata_clock(void)
998{
999 ungate_sata_clock();
1000 return enable_enet_pll(BM_ANADIG_PLL_ENET_ENABLE_SATA);
1001}
1002
1003void disable_sata_clock(void)
1004{
1005 struct mxc_ccm_reg *const imx_ccm =
1006 (struct mxc_ccm_reg *)CCM_BASE_ADDR;
1007
1008 clrbits_le32(&imx_ccm->CCGR5, MXC_CCM_CCGR5_SATA_MASK);
1009}
1010#endif
1011
1012#ifdef CONFIG_PCIE_IMX
1013static void ungate_pcie_clock(void)
1014{
1015 struct mxc_ccm_reg *const imx_ccm =
1016 (struct mxc_ccm_reg *)CCM_BASE_ADDR;
1017
1018
1019 setbits_le32(&imx_ccm->CCGR4, MXC_CCM_CCGR4_PCIE_MASK);
1020}
1021
1022int enable_pcie_clock(void)
1023{
1024 struct anatop_regs *anatop_regs =
1025 (struct anatop_regs *)ANATOP_BASE_ADDR;
1026 struct mxc_ccm_reg *ccm_regs = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
1027 u32 lvds1_clk_sel;
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041#define ANADIG_ANA_MISC1_LVDSCLK1_IBEN (1 << 12)
1042#define ANADIG_ANA_MISC1_LVDSCLK1_OBEN (1 << 10)
1043#define ANADIG_ANA_MISC1_LVDS1_CLK_SEL_MASK 0x0000001F
1044#define ANADIG_ANA_MISC1_LVDS1_CLK_SEL_PCIE_REF 0xa
1045#define ANADIG_ANA_MISC1_LVDS1_CLK_SEL_SATA_REF 0xb
1046
1047 if (is_cpu_type(MXC_CPU_MX6SX))
1048 lvds1_clk_sel = ANADIG_ANA_MISC1_LVDS1_CLK_SEL_PCIE_REF;
1049 else
1050 lvds1_clk_sel = ANADIG_ANA_MISC1_LVDS1_CLK_SEL_SATA_REF;
1051
1052 clrsetbits_le32(&anatop_regs->ana_misc1,
1053 ANADIG_ANA_MISC1_LVDSCLK1_IBEN |
1054 ANADIG_ANA_MISC1_LVDS1_CLK_SEL_MASK,
1055 ANADIG_ANA_MISC1_LVDSCLK1_OBEN | lvds1_clk_sel);
1056
1057
1058 clrbits_le32(&ccm_regs->cbcmr, MXC_CCM_CBCMR_PCIE_AXI_CLK_SEL);
1059
1060
1061#ifdef CONFIG_CMD_SATA
1062 ungate_sata_clock();
1063#endif
1064 ungate_pcie_clock();
1065
1066 return enable_enet_pll(BM_ANADIG_PLL_ENET_ENABLE_SATA |
1067 BM_ANADIG_PLL_ENET_ENABLE_PCIE);
1068}
1069#endif
1070
1071#ifdef CONFIG_SECURE_BOOT
1072void hab_caam_clock_enable(unsigned char enable)
1073{
1074 u32 reg;
1075
1076
1077 reg = __raw_readl(&imx_ccm->CCGR0);
1078 if (enable)
1079 reg |= (MXC_CCM_CCGR0_CAAM_WRAPPER_IPG_MASK |
1080 MXC_CCM_CCGR0_CAAM_WRAPPER_ACLK_MASK |
1081 MXC_CCM_CCGR0_CAAM_SECURE_MEM_MASK);
1082 else
1083 reg &= ~(MXC_CCM_CCGR0_CAAM_WRAPPER_IPG_MASK |
1084 MXC_CCM_CCGR0_CAAM_WRAPPER_ACLK_MASK |
1085 MXC_CCM_CCGR0_CAAM_SECURE_MEM_MASK);
1086 __raw_writel(reg, &imx_ccm->CCGR0);
1087
1088
1089 reg = __raw_readl(&imx_ccm->CCGR6);
1090 if (enable)
1091 reg |= MXC_CCM_CCGR6_EMI_SLOW_MASK;
1092 else
1093 reg &= ~MXC_CCM_CCGR6_EMI_SLOW_MASK;
1094 __raw_writel(reg, &imx_ccm->CCGR6);
1095}
1096#endif
1097
1098static void enable_pll3(void)
1099{
1100 struct anatop_regs __iomem *anatop =
1101 (struct anatop_regs __iomem *)ANATOP_BASE_ADDR;
1102
1103
1104 if ((readl(&anatop->usb1_pll_480_ctrl) &
1105 BM_ANADIG_USB1_PLL_480_CTRL_LOCK) == 0) {
1106
1107 writel(BM_ANADIG_USB1_PLL_480_CTRL_POWER,
1108 &anatop->usb1_pll_480_ctrl_set);
1109 writel(0x80, &anatop->ana_misc2_clr);
1110
1111 while ((readl(&anatop->usb1_pll_480_ctrl) &
1112 BM_ANADIG_USB1_PLL_480_CTRL_LOCK) == 0)
1113 ;
1114
1115 writel(BM_ANADIG_USB1_PLL_480_CTRL_BYPASS,
1116 &anatop->usb1_pll_480_ctrl_clr);
1117
1118 writel(BM_ANADIG_USB1_PLL_480_CTRL_ENABLE,
1119 &anatop->usb1_pll_480_ctrl_set);
1120 }
1121}
1122
1123void enable_thermal_clk(void)
1124{
1125 enable_pll3();
1126}
1127
1128unsigned int mxc_get_clock(enum mxc_clock clk)
1129{
1130 switch (clk) {
1131 case MXC_ARM_CLK:
1132 return get_mcu_main_clk();
1133 case MXC_PER_CLK:
1134 return get_periph_clk();
1135 case MXC_AHB_CLK:
1136 return get_ahb_clk();
1137 case MXC_IPG_CLK:
1138 return get_ipg_clk();
1139 case MXC_IPG_PERCLK:
1140 case MXC_I2C_CLK:
1141 return get_ipg_per_clk();
1142 case MXC_UART_CLK:
1143 return get_uart_clk();
1144 case MXC_CSPI_CLK:
1145 return get_cspi_clk();
1146 case MXC_AXI_CLK:
1147 return get_axi_clk();
1148 case MXC_EMI_SLOW_CLK:
1149 return get_emi_slow_clk();
1150 case MXC_DDR_CLK:
1151 return get_mmdc_ch0_clk();
1152 case MXC_ESDHC_CLK:
1153 return get_usdhc_clk(0);
1154 case MXC_ESDHC2_CLK:
1155 return get_usdhc_clk(1);
1156 case MXC_ESDHC3_CLK:
1157 return get_usdhc_clk(2);
1158 case MXC_ESDHC4_CLK:
1159 return get_usdhc_clk(3);
1160 case MXC_SATA_CLK:
1161 return get_ahb_clk();
1162 default:
1163 printf("Unsupported MXC CLK: %d\n", clk);
1164 break;
1165 }
1166
1167 return 0;
1168}
1169
1170
1171
1172
1173int do_mx6_showclocks(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
1174{
1175 u32 freq;
1176 freq = decode_pll(PLL_SYS, MXC_HCLK);
1177 printf("PLL_SYS %8d MHz\n", freq / 1000000);
1178 freq = decode_pll(PLL_BUS, MXC_HCLK);
1179 printf("PLL_BUS %8d MHz\n", freq / 1000000);
1180 freq = decode_pll(PLL_USBOTG, MXC_HCLK);
1181 printf("PLL_OTG %8d MHz\n", freq / 1000000);
1182 freq = decode_pll(PLL_ENET, MXC_HCLK);
1183 printf("PLL_NET %8d MHz\n", freq / 1000000);
1184
1185 printf("\n");
1186 printf("IPG %8d kHz\n", mxc_get_clock(MXC_IPG_CLK) / 1000);
1187 printf("UART %8d kHz\n", mxc_get_clock(MXC_UART_CLK) / 1000);
1188#ifdef CONFIG_MXC_SPI
1189 printf("CSPI %8d kHz\n", mxc_get_clock(MXC_CSPI_CLK) / 1000);
1190#endif
1191 printf("AHB %8d kHz\n", mxc_get_clock(MXC_AHB_CLK) / 1000);
1192 printf("AXI %8d kHz\n", mxc_get_clock(MXC_AXI_CLK) / 1000);
1193 printf("DDR %8d kHz\n", mxc_get_clock(MXC_DDR_CLK) / 1000);
1194 printf("USDHC1 %8d kHz\n", mxc_get_clock(MXC_ESDHC_CLK) / 1000);
1195 printf("USDHC2 %8d kHz\n", mxc_get_clock(MXC_ESDHC2_CLK) / 1000);
1196 printf("USDHC3 %8d kHz\n", mxc_get_clock(MXC_ESDHC3_CLK) / 1000);
1197 printf("USDHC4 %8d kHz\n", mxc_get_clock(MXC_ESDHC4_CLK) / 1000);
1198 printf("EMI SLOW %8d kHz\n", mxc_get_clock(MXC_EMI_SLOW_CLK) / 1000);
1199 printf("IPG PERCLK %8d kHz\n", mxc_get_clock(MXC_IPG_PERCLK) / 1000);
1200
1201 return 0;
1202}
1203
1204#ifndef CONFIG_MX6SX
1205void enable_ipu_clock(void)
1206{
1207 struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
1208 int reg;
1209 reg = readl(&mxc_ccm->CCGR3);
1210 reg |= MXC_CCM_CCGR3_IPU1_IPU_MASK;
1211 writel(reg, &mxc_ccm->CCGR3);
1212
1213 if (is_mx6dqp()) {
1214 setbits_le32(&mxc_ccm->CCGR6, MXC_CCM_CCGR6_PRG_CLK0_MASK);
1215 setbits_le32(&mxc_ccm->CCGR3, MXC_CCM_CCGR3_IPU2_IPU_MASK);
1216 }
1217}
1218#endif
1219
1220
1221U_BOOT_CMD(
1222 clocks, CONFIG_SYS_MAXARGS, 1, do_mx6_showclocks,
1223 "display clocks",
1224 ""
1225);
1226
