1
2
3
4
5
6
7
8
9
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
14
15
16
17#define CONFIG_BOOKE 1
18#define CONFIG_E500 1
19#define CONFIG_MPC8548 1
20#define CONFIG_XPEDITE5200 1
21#define CONFIG_SYS_BOARD_NAME "XPedite5200"
22#define CONFIG_SYS_FORM_PMC_XMC 1
23#define CONFIG_BOARD_EARLY_INIT_R
24#define CONFIG_DISPLAY_BOARDINFO
25
26#ifndef CONFIG_SYS_TEXT_BASE
27#define CONFIG_SYS_TEXT_BASE 0xfff80000
28#endif
29
30#define CONFIG_PCI 1
31#define CONFIG_PCI_PNP 1
32#define CONFIG_PCI_SCAN_SHOW 1
33#define CONFIG_PCI1 1
34#define CONFIG_FSL_PCI_INIT 1
35#define CONFIG_PCI_INDIRECT_BRIDGE 1
36#define CONFIG_SYS_PCI_64BIT 1
37#define CONFIG_FSL_LAW 1
38
39
40
41
42#define CONFIG_SYS_FSL_DDR2
43#undef CONFIG_FSL_DDR_INTERACTIVE
44#define CONFIG_SPD_EEPROM
45#define CONFIG_DDR_SPD
46#define CONFIG_MEM_INIT_VALUE 0xdeadbeef
47#define SPD_EEPROM_ADDRESS 0x54
48#define CONFIG_NUM_DDR_CONTROLLERS 1
49#define CONFIG_DIMM_SLOTS_PER_CTLR 1
50#define CONFIG_CHIP_SELECTS_PER_CTRL 2
51#define CONFIG_DDR_ECC
52#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
53#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
54#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
55#define CONFIG_VERY_BIG_RAM
56
57#define CONFIG_SYS_CLK_FREQ 66666666
58
59
60
61
62#define CONFIG_L2_CACHE
63#define CONFIG_BTB
64#define CONFIG_ENABLE_36BIT_PHYS 1
65
66#define CONFIG_SYS_CCSRBAR 0xef000000
67#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
68
69
70
71
72#define CONFIG_SYS_ALT_MEMTEST
73#define CONFIG_SYS_MEMTEST_START 0x10000000
74#define CONFIG_SYS_MEMTEST_END 0x20000000
75#define CONFIG_POST (CONFIG_SYS_POST_MEMORY | \
76 CONFIG_SYS_POST_I2C)
77#define I2C_ADDR_LIST {CONFIG_SYS_I2C_MAX1237_ADDR, \
78 CONFIG_SYS_I2C_EEPROM_ADDR, \
79 CONFIG_SYS_I2C_PCA953X_ADDR0, \
80 CONFIG_SYS_I2C_PCA953X_ADDR1, \
81 CONFIG_SYS_I2C_RTC_ADDR}
82
83
84
85
86
87
88
89
90
91
92
93
94
95#define CONFIG_SYS_LBC_LCRR (LCRR_CLKDIV_8 | LCRR_EADC_3)
96
97
98
99
100#define CONFIG_SYS_NAND_BASE 0xef800000
101#define CONFIG_SYS_NAND_BASE2 0xef840000
102#define CONFIG_SYS_MAX_NAND_DEVICE 1
103#define CONFIG_NAND_ACTL
104#define CONFIG_SYS_NAND_ACTL_CLE (1 << 3)
105#define CONFIG_SYS_NAND_ACTL_ALE (1 << 4)
106#define CONFIG_SYS_NAND_ACTL_NCE (0)
107#define CONFIG_SYS_NAND_ACTL_DELAY 25
108
109
110
111
112#define CONFIG_SYS_FLASH_BASE 0xfc000000
113#define CONFIG_SYS_FLASH_BASE2 0xf8000000
114#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE2}
115#define CONFIG_SYS_MAX_FLASH_BANKS 2
116#define CONFIG_SYS_MAX_FLASH_SECT 1024
117#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
118#define CONFIG_SYS_FLASH_WRITE_TOUT 500
119#define CONFIG_FLASH_CFI_DRIVER
120#define CONFIG_SYS_FLASH_CFI
121#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
122#define CONFIG_SYS_FLASH_AUTOPROTECT_LIST { {0xfff40000, 0xc0000}, \
123 {0xfbf40000, 0xc0000} }
124#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
125
126
127
128
129
130#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
131 BR_PS_16 | \
132 BR_V)
133#define CONFIG_SYS_OR0_PRELIM (OR_AM_64MB | \
134 OR_GPCM_ACS_DIV4 | \
135 OR_GPCM_SCY_8)
136
137
138#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_FLASH_BASE2 | \
139 BR_PS_16 | \
140 BR_V)
141#define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM
142
143
144#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_NAND_BASE | \
145 BR_PS_8 | \
146 BR_V)
147
148
149#define CONFIG_SYS_OR2_PRELIM (OR_AM_256KB | \
150 OR_GPCM_BCTLD | \
151 OR_GPCM_CSNT | \
152 OR_GPCM_ACS_DIV4 | \
153 OR_GPCM_SCY_4 | \
154 OR_GPCM_TRLX | \
155 OR_GPCM_EHTR)
156
157
158#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_NAND_BASE2 | \
159 BR_PS_8 | \
160 BR_V)
161#define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM
162
163
164
165
166#define CONFIG_SYS_INIT_RAM_LOCK 1
167#define CONFIG_SYS_INIT_RAM_ADDR 0xe0000000
168#define CONFIG_SYS_INIT_RAM_SIZE 0x4000
169
170#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
171#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
172
173#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
174#define CONFIG_SYS_MALLOC_LEN (1024 * 1024)
175
176
177
178
179#define CONFIG_CONS_INDEX 1
180#define CONFIG_SYS_NS16550_SERIAL
181#define CONFIG_SYS_NS16550_REG_SIZE 1
182#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
183#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
184#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
185#define CONFIG_SYS_BAUDRATE_TABLE \
186 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
187#define CONFIG_BAUDRATE 115200
188#define CONFIG_LOADS_ECHO 1
189#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
190
191
192
193
194#define CONFIG_SYS_I2C
195#define CONFIG_SYS_I2C_FSL
196#define CONFIG_SYS_FSL_I2C_SPEED 400000
197#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
198#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
199#define CONFIG_SYS_FSL_I2C2_SPEED 400000
200#define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
201#define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
202
203
204#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
205#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
206#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6
207#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
208
209
210#define CONFIG_RTC_M41T11 1
211#define CONFIG_SYS_I2C_RTC_ADDR 0x68
212#define CONFIG_SYS_M41T11_BASE_YEAR 2000
213
214
215#define CONFIG_PCA953X
216#define CONFIG_SYS_I2C_PCA953X_ADDR0 0x18
217#define CONFIG_SYS_I2C_PCA953X_ADDR1 0x19
218#define CONFIG_SYS_I2C_PCA953X_ADDR CONFIG_SYS_I2C_PCA953X_ADDR0
219
220
221#define CONFIG_SYS_PCA953X_BRD_CFG0 0x01
222#define CONFIG_SYS_PCA953X_BRD_CFG1 0x02
223#define CONFIG_SYS_PCA953X_BRD_CFG2 0x04
224#define CONFIG_SYS_PCA953X_XMC_ROOT0 0x08
225#define CONFIG_SYS_PCA953X_FLASH_PASS_CS 0x10
226#define CONFIG_SYS_PCA953X_NVM_WP 0x20
227#define CONFIG_SYS_PCA953X_MONARCH 0x40
228#define CONFIG_SYS_PCA953X_EREADY 0x80
229
230
231#define CONFIG_SYS_PCA953X_P14_IO0 0x01
232#define CONFIG_SYS_PCA953X_P14_IO1 0x02
233#define CONFIG_SYS_PCA953X_P14_IO2 0x04
234#define CONFIG_SYS_PCA953X_P14_IO3 0x08
235#define CONFIG_SYS_PCA953X_P14_IO4 0x10
236#define CONFIG_SYS_PCA953X_P14_IO5 0x20
237#define CONFIG_SYS_PCA953X_P14_IO6 0x40
238#define CONFIG_SYS_PCA953X_P14_IO7 0x80
239
240
241#define CONFIG_SYS_I2C_MAX1237_ADDR 0x34
242
243
244
245
246
247#define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
248#define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BUS
249#define CONFIG_SYS_PCI1_MEM_SIZE 0x40000000
250#define CONFIG_SYS_PCI1_IO_BUS 0x00000000
251#define CONFIG_SYS_PCI1_IO_PHYS 0xe8000000
252#define CONFIG_SYS_PCI1_IO_SIZE 0x00800000
253
254
255
256
257#define CONFIG_TSEC_ENET
258#define CONFIG_PHY_GIGE 1
259#define CONFIG_MII 1
260#define CONFIG_ETHPRIME "eTSEC1"
261
262#define CONFIG_TSEC1 1
263#define CONFIG_TSEC1_NAME "eTSEC1"
264#define TSEC1_FLAGS TSEC_GIGABIT
265#define TSEC1_PHY_ADDR 1
266#define TSEC1_PHYIDX 0
267#define CONFIG_HAS_ETH0
268
269#define CONFIG_TSEC2 1
270#define CONFIG_TSEC2_NAME "eTSEC2"
271#define TSEC2_FLAGS TSEC_GIGABIT
272#define TSEC2_PHY_ADDR 2
273#define TSEC2_PHYIDX 0
274#define CONFIG_HAS_ETH1
275
276#define CONFIG_TSEC3 1
277#define CONFIG_TSEC3_NAME "eTSEC3"
278#define TSEC3_FLAGS TSEC_GIGABIT
279#define TSEC3_PHY_ADDR 3
280#define TSEC3_PHYIDX 0
281#define CONFIG_HAS_ETH2
282
283#define CONFIG_TSEC4 1
284#define CONFIG_TSEC4_NAME "eTSEC4"
285#define TSEC4_FLAGS TSEC_GIGABIT
286#define TSEC4_PHY_ADDR 4
287#define TSEC4_PHYIDX 0
288#define CONFIG_HAS_ETH3
289
290
291
292
293#define CONFIG_BOOTP_BOOTFILESIZE
294#define CONFIG_BOOTP_BOOTPATH
295#define CONFIG_BOOTP_GATEWAY
296
297
298
299
300#define CONFIG_CMD_DATE
301#define CONFIG_CMD_EEPROM
302#define CONFIG_CMD_JFFS2
303#define CONFIG_CMD_NAND
304#define CONFIG_CMD_PCA953X
305#define CONFIG_CMD_PCA953X_INFO
306#define CONFIG_CMD_PCI
307#define CONFIG_CMD_PCI_ENUM
308#define CONFIG_CMD_REGINFO
309
310
311
312
313#define CONFIG_SYS_LONGHELP
314#define CONFIG_SYS_LOAD_ADDR 0x2000000
315#define CONFIG_SYS_CBSIZE 256
316#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
317#define CONFIG_SYS_MAXARGS 16
318#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
319#define CONFIG_CMDLINE_EDITING 1
320#define CONFIG_AUTO_COMPLETE 1
321#define CONFIG_LOADADDR 0x1000000
322#define CONFIG_BOOTDELAY 3
323#define CONFIG_PANIC_HANG
324#define CONFIG_PREBOOT
325#define CONFIG_INTEGRITY
326#define CONFIG_INTERRUPTS
327
328
329
330
331
332
333#define CONFIG_SYS_BOOTMAPSZ (16 << 20)
334#define CONFIG_SYS_BOOTM_LEN (16 << 20)
335
336
337
338
339#define CONFIG_ENV_IS_IN_FLASH 1
340#define CONFIG_ENV_SECT_SIZE 0x20000
341#define CONFIG_ENV_SIZE 0x8000
342#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - (256 * 1024))
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358#define CONFIG_UBOOT1_ENV_ADDR __stringify(0xfff80000)
359#define CONFIG_UBOOT2_ENV_ADDR __stringify(0xfbf80000)
360#define CONFIG_FDT1_ENV_ADDR __stringify(0xfff00000)
361#define CONFIG_FDT2_ENV_ADDR __stringify(0xfbf00000)
362#define CONFIG_OS1_ENV_ADDR __stringify(0xfef00000)
363#define CONFIG_OS2_ENV_ADDR __stringify(0xfaf00000)
364
365#define CONFIG_PROG_UBOOT1 \
366 "$download_cmd $loadaddr $ubootfile; " \
367 "if test $? -eq 0; then " \
368 "protect off "CONFIG_UBOOT1_ENV_ADDR" +80000; " \
369 "erase "CONFIG_UBOOT1_ENV_ADDR" +80000; " \
370 "cp.w $loadaddr "CONFIG_UBOOT1_ENV_ADDR" 40000; " \
371 "protect on "CONFIG_UBOOT1_ENV_ADDR" +80000; " \
372 "cmp.b $loadaddr "CONFIG_UBOOT1_ENV_ADDR" 80000; " \
373 "if test $? -ne 0; then " \
374 "echo PROGRAM FAILED; " \
375 "else; " \
376 "echo PROGRAM SUCCEEDED; " \
377 "fi; " \
378 "else; " \
379 "echo DOWNLOAD FAILED; " \
380 "fi;"
381
382#define CONFIG_PROG_UBOOT2 \
383 "$download_cmd $loadaddr $ubootfile; " \
384 "if test $? -eq 0; then " \
385 "protect off "CONFIG_UBOOT2_ENV_ADDR" +80000; " \
386 "erase "CONFIG_UBOOT2_ENV_ADDR" +80000; " \
387 "cp.w $loadaddr "CONFIG_UBOOT2_ENV_ADDR" 40000; " \
388 "protect on "CONFIG_UBOOT2_ENV_ADDR" +80000; " \
389 "cmp.b $loadaddr "CONFIG_UBOOT2_ENV_ADDR" 80000; " \
390 "if test $? -ne 0; then " \
391 "echo PROGRAM FAILED; " \
392 "else; " \
393 "echo PROGRAM SUCCEEDED; " \
394 "fi; " \
395 "else; " \
396 "echo DOWNLOAD FAILED; " \
397 "fi;"
398
399#define CONFIG_BOOT_OS_NET \
400 "$download_cmd $osaddr $osfile; " \
401 "if test $? -eq 0; then " \
402 "if test -n $fdtaddr; then " \
403 "$download_cmd $fdtaddr $fdtfile; " \
404 "if test $? -eq 0; then " \
405 "bootm $osaddr - $fdtaddr; " \
406 "else; " \
407 "echo FDT DOWNLOAD FAILED; " \
408 "fi; " \
409 "else; " \
410 "bootm $osaddr; " \
411 "fi; " \
412 "else; " \
413 "echo OS DOWNLOAD FAILED; " \
414 "fi;"
415
416#define CONFIG_PROG_OS1 \
417 "$download_cmd $osaddr $osfile; " \
418 "if test $? -eq 0; then " \
419 "erase "CONFIG_OS1_ENV_ADDR" +$filesize; " \
420 "cp.b $osaddr "CONFIG_OS1_ENV_ADDR" $filesize; " \
421 "cmp.b $osaddr "CONFIG_OS1_ENV_ADDR" $filesize; " \
422 "if test $? -ne 0; then " \
423 "echo OS PROGRAM FAILED; " \
424 "else; " \
425 "echo OS PROGRAM SUCCEEDED; " \
426 "fi; " \
427 "else; " \
428 "echo OS DOWNLOAD FAILED; " \
429 "fi;"
430
431#define CONFIG_PROG_OS2 \
432 "$download_cmd $osaddr $osfile; " \
433 "if test $? -eq 0; then " \
434 "erase "CONFIG_OS2_ENV_ADDR" +$filesize; " \
435 "cp.b $osaddr "CONFIG_OS2_ENV_ADDR" $filesize; " \
436 "cmp.b $osaddr "CONFIG_OS2_ENV_ADDR" $filesize; " \
437 "if test $? -ne 0; then " \
438 "echo OS PROGRAM FAILED; " \
439 "else; " \
440 "echo OS PROGRAM SUCCEEDED; " \
441 "fi; " \
442 "else; " \
443 "echo OS DOWNLOAD FAILED; " \
444 "fi;"
445
446#define CONFIG_PROG_FDT1 \
447 "$download_cmd $fdtaddr $fdtfile; " \
448 "if test $? -eq 0; then " \
449 "erase "CONFIG_FDT1_ENV_ADDR" +$filesize;" \
450 "cp.b $fdtaddr "CONFIG_FDT1_ENV_ADDR" $filesize; " \
451 "cmp.b $fdtaddr "CONFIG_FDT1_ENV_ADDR" $filesize; " \
452 "if test $? -ne 0; then " \
453 "echo FDT PROGRAM FAILED; " \
454 "else; " \
455 "echo FDT PROGRAM SUCCEEDED; " \
456 "fi; " \
457 "else; " \
458 "echo FDT DOWNLOAD FAILED; " \
459 "fi;"
460
461#define CONFIG_PROG_FDT2 \
462 "$download_cmd $fdtaddr $fdtfile; " \
463 "if test $? -eq 0; then " \
464 "erase "CONFIG_FDT2_ENV_ADDR" +$filesize;" \
465 "cp.b $fdtaddr "CONFIG_FDT2_ENV_ADDR" $filesize; " \
466 "cmp.b $fdtaddr "CONFIG_FDT2_ENV_ADDR" $filesize; " \
467 "if test $? -ne 0; then " \
468 "echo FDT PROGRAM FAILED; " \
469 "else; " \
470 "echo FDT PROGRAM SUCCEEDED; " \
471 "fi; " \
472 "else; " \
473 "echo FDT DOWNLOAD FAILED; " \
474 "fi;"
475
476#define CONFIG_EXTRA_ENV_SETTINGS \
477 "autoload=yes\0" \
478 "download_cmd=tftp\0" \
479 "console_args=console=ttyS0,115200\0" \
480 "root_args=root=/dev/nfs rw\0" \
481 "misc_args=ip=on\0" \
482 "set_bootargs=setenv bootargs ${console_args} ${root_args} ${misc_args}\0" \
483 "bootfile=/home/user/file\0" \
484 "osfile=/home/user/board.uImage\0" \
485 "fdtfile=/home/user/board.dtb\0" \
486 "ubootfile=/home/user/u-boot.bin\0" \
487 "fdtaddr=c00000\0" \
488 "osaddr=0x1000000\0" \
489 "loadaddr=0x1000000\0" \
490 "prog_uboot1="CONFIG_PROG_UBOOT1"\0" \
491 "prog_uboot2="CONFIG_PROG_UBOOT2"\0" \
492 "prog_os1="CONFIG_PROG_OS1"\0" \
493 "prog_os2="CONFIG_PROG_OS2"\0" \
494 "prog_fdt1="CONFIG_PROG_FDT1"\0" \
495 "prog_fdt2="CONFIG_PROG_FDT2"\0" \
496 "bootcmd_net=run set_bootargs; "CONFIG_BOOT_OS_NET"\0" \
497 "bootcmd_flash1=run set_bootargs; " \
498 "bootm "CONFIG_OS1_ENV_ADDR" - "CONFIG_FDT1_ENV_ADDR"\0"\
499 "bootcmd_flash2=run set_bootargs; " \
500 "bootm "CONFIG_OS2_ENV_ADDR" - "CONFIG_FDT2_ENV_ADDR"\0"\
501 "bootcmd=run bootcmd_flash1\0"
502#endif
503