uboot/include/mmc.h
<<
>>
Prefs
   1/*
   2 * Copyright 2008,2010 Freescale Semiconductor, Inc
   3 * Andy Fleming
   4 *
   5 * Based (loosely) on the Linux code
   6 *
   7 * SPDX-License-Identifier:     GPL-2.0+
   8 */
   9
  10#ifndef _MMC_H_
  11#define _MMC_H_
  12
  13#include <linux/list.h>
  14#include <linux/compiler.h>
  15#include <part.h>
  16
  17/* SD/MMC version bits; 8 flags, 8 major, 8 minor, 8 change */
  18#define SD_VERSION_SD   (1U << 31)
  19#define MMC_VERSION_MMC (1U << 30)
  20
  21#define MAKE_SDMMC_VERSION(a, b, c)     \
  22        ((((u32)(a)) << 16) | ((u32)(b) << 8) | (u32)(c))
  23#define MAKE_SD_VERSION(a, b, c)        \
  24        (SD_VERSION_SD | MAKE_SDMMC_VERSION(a, b, c))
  25#define MAKE_MMC_VERSION(a, b, c)       \
  26        (MMC_VERSION_MMC | MAKE_SDMMC_VERSION(a, b, c))
  27
  28#define EXTRACT_SDMMC_MAJOR_VERSION(x)  \
  29        (((u32)(x) >> 16) & 0xff)
  30#define EXTRACT_SDMMC_MINOR_VERSION(x)  \
  31        (((u32)(x) >> 8) & 0xff)
  32#define EXTRACT_SDMMC_CHANGE_VERSION(x) \
  33        ((u32)(x) & 0xff)
  34
  35#define SD_VERSION_3            MAKE_SD_VERSION(3, 0, 0)
  36#define SD_VERSION_2            MAKE_SD_VERSION(2, 0, 0)
  37#define SD_VERSION_1_0          MAKE_SD_VERSION(1, 0, 0)
  38#define SD_VERSION_1_10         MAKE_SD_VERSION(1, 10, 0)
  39
  40#define MMC_VERSION_UNKNOWN     MAKE_MMC_VERSION(0, 0, 0)
  41#define MMC_VERSION_1_2         MAKE_MMC_VERSION(1, 2, 0)
  42#define MMC_VERSION_1_4         MAKE_MMC_VERSION(1, 4, 0)
  43#define MMC_VERSION_2_2         MAKE_MMC_VERSION(2, 2, 0)
  44#define MMC_VERSION_3           MAKE_MMC_VERSION(3, 0, 0)
  45#define MMC_VERSION_4           MAKE_MMC_VERSION(4, 0, 0)
  46#define MMC_VERSION_4_1         MAKE_MMC_VERSION(4, 1, 0)
  47#define MMC_VERSION_4_2         MAKE_MMC_VERSION(4, 2, 0)
  48#define MMC_VERSION_4_3         MAKE_MMC_VERSION(4, 3, 0)
  49#define MMC_VERSION_4_41        MAKE_MMC_VERSION(4, 4, 1)
  50#define MMC_VERSION_4_5         MAKE_MMC_VERSION(4, 5, 0)
  51#define MMC_VERSION_5_0         MAKE_MMC_VERSION(5, 0, 0)
  52#define MMC_VERSION_5_1         MAKE_MMC_VERSION(5, 1, 0)
  53
  54#define MMC_MODE_HS             (1 << 0)
  55#define MMC_MODE_HS_52MHz       (1 << 1)
  56#define MMC_MODE_4BIT           (1 << 2)
  57#define MMC_MODE_8BIT           (1 << 3)
  58#define MMC_MODE_SPI            (1 << 4)
  59#define MMC_MODE_DDR_52MHz      (1 << 5)
  60
  61#define SD_DATA_4BIT    0x00040000
  62
  63#define IS_SD(x)        ((x)->version & SD_VERSION_SD)
  64#define IS_MMC(x)       ((x)->version & MMC_VERSION_MMC)
  65
  66#define MMC_DATA_READ           1
  67#define MMC_DATA_WRITE          2
  68
  69#define MMC_CMD_GO_IDLE_STATE           0
  70#define MMC_CMD_SEND_OP_COND            1
  71#define MMC_CMD_ALL_SEND_CID            2
  72#define MMC_CMD_SET_RELATIVE_ADDR       3
  73#define MMC_CMD_SET_DSR                 4
  74#define MMC_CMD_SWITCH                  6
  75#define MMC_CMD_SELECT_CARD             7
  76#define MMC_CMD_SEND_EXT_CSD            8
  77#define MMC_CMD_SEND_CSD                9
  78#define MMC_CMD_SEND_CID                10
  79#define MMC_CMD_STOP_TRANSMISSION       12
  80#define MMC_CMD_SEND_STATUS             13
  81#define MMC_CMD_SET_BLOCKLEN            16
  82#define MMC_CMD_READ_SINGLE_BLOCK       17
  83#define MMC_CMD_READ_MULTIPLE_BLOCK     18
  84#define MMC_CMD_SET_BLOCK_COUNT         23
  85#define MMC_CMD_WRITE_SINGLE_BLOCK      24
  86#define MMC_CMD_WRITE_MULTIPLE_BLOCK    25
  87#define MMC_CMD_ERASE_GROUP_START       35
  88#define MMC_CMD_ERASE_GROUP_END         36
  89#define MMC_CMD_ERASE                   38
  90#define MMC_CMD_APP_CMD                 55
  91#define MMC_CMD_SPI_READ_OCR            58
  92#define MMC_CMD_SPI_CRC_ON_OFF          59
  93#define MMC_CMD_RES_MAN                 62
  94
  95#define MMC_CMD62_ARG1                  0xefac62ec
  96#define MMC_CMD62_ARG2                  0xcbaea7
  97
  98
  99#define SD_CMD_SEND_RELATIVE_ADDR       3
 100#define SD_CMD_SWITCH_FUNC              6
 101#define SD_CMD_SEND_IF_COND             8
 102#define SD_CMD_SWITCH_UHS18V            11
 103
 104#define SD_CMD_APP_SET_BUS_WIDTH        6
 105#define SD_CMD_ERASE_WR_BLK_START       32
 106#define SD_CMD_ERASE_WR_BLK_END         33
 107#define SD_CMD_APP_SEND_OP_COND         41
 108#define SD_CMD_APP_SEND_SCR             51
 109
 110/* SCR definitions in different words */
 111#define SD_HIGHSPEED_BUSY       0x00020000
 112#define SD_HIGHSPEED_SUPPORTED  0x00020000
 113
 114#define OCR_BUSY                0x80000000
 115#define OCR_HCS                 0x40000000
 116#define OCR_VOLTAGE_MASK        0x007FFF80
 117#define OCR_ACCESS_MODE         0x60000000
 118
 119#define MMC_ERASE_ARG           0x00000000
 120#define MMC_SECURE_ERASE_ARG    0x80000000
 121#define MMC_TRIM_ARG            0x00000001
 122#define MMC_DISCARD_ARG         0x00000003
 123#define MMC_SECURE_TRIM1_ARG    0x80000001
 124#define MMC_SECURE_TRIM2_ARG    0x80008000
 125
 126#define MMC_STATUS_MASK         (~0x0206BF7F)
 127#define MMC_STATUS_SWITCH_ERROR (1 << 7)
 128#define MMC_STATUS_RDY_FOR_DATA (1 << 8)
 129#define MMC_STATUS_CURR_STATE   (0xf << 9)
 130#define MMC_STATUS_ERROR        (1 << 19)
 131
 132#define MMC_STATE_PRG           (7 << 9)
 133
 134#define MMC_VDD_165_195         0x00000080      /* VDD voltage 1.65 - 1.95 */
 135#define MMC_VDD_20_21           0x00000100      /* VDD voltage 2.0 ~ 2.1 */
 136#define MMC_VDD_21_22           0x00000200      /* VDD voltage 2.1 ~ 2.2 */
 137#define MMC_VDD_22_23           0x00000400      /* VDD voltage 2.2 ~ 2.3 */
 138#define MMC_VDD_23_24           0x00000800      /* VDD voltage 2.3 ~ 2.4 */
 139#define MMC_VDD_24_25           0x00001000      /* VDD voltage 2.4 ~ 2.5 */
 140#define MMC_VDD_25_26           0x00002000      /* VDD voltage 2.5 ~ 2.6 */
 141#define MMC_VDD_26_27           0x00004000      /* VDD voltage 2.6 ~ 2.7 */
 142#define MMC_VDD_27_28           0x00008000      /* VDD voltage 2.7 ~ 2.8 */
 143#define MMC_VDD_28_29           0x00010000      /* VDD voltage 2.8 ~ 2.9 */
 144#define MMC_VDD_29_30           0x00020000      /* VDD voltage 2.9 ~ 3.0 */
 145#define MMC_VDD_30_31           0x00040000      /* VDD voltage 3.0 ~ 3.1 */
 146#define MMC_VDD_31_32           0x00080000      /* VDD voltage 3.1 ~ 3.2 */
 147#define MMC_VDD_32_33           0x00100000      /* VDD voltage 3.2 ~ 3.3 */
 148#define MMC_VDD_33_34           0x00200000      /* VDD voltage 3.3 ~ 3.4 */
 149#define MMC_VDD_34_35           0x00400000      /* VDD voltage 3.4 ~ 3.5 */
 150#define MMC_VDD_35_36           0x00800000      /* VDD voltage 3.5 ~ 3.6 */
 151
 152#define MMC_SWITCH_MODE_CMD_SET         0x00 /* Change the command set */
 153#define MMC_SWITCH_MODE_SET_BITS        0x01 /* Set bits in EXT_CSD byte
 154                                                addressed by index which are
 155                                                1 in value field */
 156#define MMC_SWITCH_MODE_CLEAR_BITS      0x02 /* Clear bits in EXT_CSD byte
 157                                                addressed by index, which are
 158                                                1 in value field */
 159#define MMC_SWITCH_MODE_WRITE_BYTE      0x03 /* Set target byte to value */
 160
 161#define SD_SWITCH_CHECK         0
 162#define SD_SWITCH_SWITCH        1
 163
 164/*
 165 * EXT_CSD fields
 166 */
 167#define EXT_CSD_ENH_START_ADDR          136     /* R/W */
 168#define EXT_CSD_ENH_SIZE_MULT           140     /* R/W */
 169#define EXT_CSD_GP_SIZE_MULT            143     /* R/W */
 170#define EXT_CSD_PARTITION_SETTING       155     /* R/W */
 171#define EXT_CSD_PARTITIONS_ATTRIBUTE    156     /* R/W */
 172#define EXT_CSD_MAX_ENH_SIZE_MULT       157     /* R */
 173#define EXT_CSD_PARTITIONING_SUPPORT    160     /* RO */
 174#define EXT_CSD_RST_N_FUNCTION          162     /* R/W */
 175#define EXT_CSD_WR_REL_PARAM            166     /* R */
 176#define EXT_CSD_WR_REL_SET              167     /* R/W */
 177#define EXT_CSD_RPMB_MULT               168     /* RO */
 178#define EXT_CSD_ERASE_GROUP_DEF         175     /* R/W */
 179#define EXT_CSD_BOOT_BUS_WIDTH          177
 180#define EXT_CSD_PART_CONF               179     /* R/W */
 181#define EXT_CSD_BUS_WIDTH               183     /* R/W */
 182#define EXT_CSD_HS_TIMING               185     /* R/W */
 183#define EXT_CSD_REV                     192     /* RO */
 184#define EXT_CSD_CARD_TYPE               196     /* RO */
 185#define EXT_CSD_SEC_CNT                 212     /* RO, 4 bytes */
 186#define EXT_CSD_HC_WP_GRP_SIZE          221     /* RO */
 187#define EXT_CSD_HC_ERASE_GRP_SIZE       224     /* RO */
 188#define EXT_CSD_BOOT_MULT               226     /* RO */
 189
 190/*
 191 * EXT_CSD field definitions
 192 */
 193
 194#define EXT_CSD_CMD_SET_NORMAL          (1 << 0)
 195#define EXT_CSD_CMD_SET_SECURE          (1 << 1)
 196#define EXT_CSD_CMD_SET_CPSECURE        (1 << 2)
 197
 198#define EXT_CSD_CARD_TYPE_26    (1 << 0)        /* Card can run at 26MHz */
 199#define EXT_CSD_CARD_TYPE_52    (1 << 1)        /* Card can run at 52MHz */
 200#define EXT_CSD_CARD_TYPE_DDR_1_8V      (1 << 2)
 201#define EXT_CSD_CARD_TYPE_DDR_1_2V      (1 << 3)
 202#define EXT_CSD_CARD_TYPE_DDR_52        (EXT_CSD_CARD_TYPE_DDR_1_8V \
 203                                        | EXT_CSD_CARD_TYPE_DDR_1_2V)
 204
 205#define EXT_CSD_BUS_WIDTH_1     0       /* Card is in 1 bit mode */
 206#define EXT_CSD_BUS_WIDTH_4     1       /* Card is in 4 bit mode */
 207#define EXT_CSD_BUS_WIDTH_8     2       /* Card is in 8 bit mode */
 208#define EXT_CSD_DDR_BUS_WIDTH_4 5       /* Card is in 4 bit DDR mode */
 209#define EXT_CSD_DDR_BUS_WIDTH_8 6       /* Card is in 8 bit DDR mode */
 210
 211#define EXT_CSD_BOOT_ACK_ENABLE                 (1 << 6)
 212#define EXT_CSD_BOOT_PARTITION_ENABLE           (1 << 3)
 213#define EXT_CSD_PARTITION_ACCESS_ENABLE         (1 << 0)
 214#define EXT_CSD_PARTITION_ACCESS_DISABLE        (0 << 0)
 215
 216#define EXT_CSD_BOOT_ACK(x)             (x << 6)
 217#define EXT_CSD_BOOT_PART_NUM(x)        (x << 3)
 218#define EXT_CSD_PARTITION_ACCESS(x)     (x << 0)
 219
 220#define EXT_CSD_BOOT_BUS_WIDTH_MODE(x)  (x << 3)
 221#define EXT_CSD_BOOT_BUS_WIDTH_RESET(x) (x << 2)
 222#define EXT_CSD_BOOT_BUS_WIDTH_WIDTH(x) (x)
 223
 224#define EXT_CSD_PARTITION_SETTING_COMPLETED     (1 << 0)
 225
 226#define EXT_CSD_ENH_USR         (1 << 0)        /* user data area is enhanced */
 227#define EXT_CSD_ENH_GP(x)       (1 << ((x)+1))  /* GP part (x+1) is enhanced */
 228
 229#define EXT_CSD_HS_CTRL_REL     (1 << 0)        /* host controlled WR_REL_SET */
 230
 231#define EXT_CSD_WR_DATA_REL_USR         (1 << 0)        /* user data area WR_REL */
 232#define EXT_CSD_WR_DATA_REL_GP(x)       (1 << ((x)+1))  /* GP part (x+1) WR_REL */
 233
 234#define R1_ILLEGAL_COMMAND              (1 << 22)
 235#define R1_APP_CMD                      (1 << 5)
 236
 237#define MMC_RSP_PRESENT (1 << 0)
 238#define MMC_RSP_136     (1 << 1)                /* 136 bit response */
 239#define MMC_RSP_CRC     (1 << 2)                /* expect valid crc */
 240#define MMC_RSP_BUSY    (1 << 3)                /* card may send busy */
 241#define MMC_RSP_OPCODE  (1 << 4)                /* response contains opcode */
 242
 243#define MMC_RSP_NONE    (0)
 244#define MMC_RSP_R1      (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
 245#define MMC_RSP_R1b     (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE| \
 246                        MMC_RSP_BUSY)
 247#define MMC_RSP_R2      (MMC_RSP_PRESENT|MMC_RSP_136|MMC_RSP_CRC)
 248#define MMC_RSP_R3      (MMC_RSP_PRESENT)
 249#define MMC_RSP_R4      (MMC_RSP_PRESENT)
 250#define MMC_RSP_R5      (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
 251#define MMC_RSP_R6      (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
 252#define MMC_RSP_R7      (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
 253
 254#define MMCPART_NOAVAILABLE     (0xff)
 255#define PART_ACCESS_MASK        (0x7)
 256#define PART_SUPPORT            (0x1)
 257#define ENHNCD_SUPPORT          (0x2)
 258#define PART_ENH_ATTRIB         (0x1f)
 259
 260/* Maximum block size for MMC */
 261#define MMC_MAX_BLOCK_LEN       512
 262
 263/* The number of MMC physical partitions.  These consist of:
 264 * boot partitions (2), general purpose partitions (4) in MMC v4.4.
 265 */
 266#define MMC_NUM_BOOT_PARTITION  2
 267#define MMC_PART_RPMB           3       /* RPMB partition number */
 268
 269/* Driver model support */
 270
 271/**
 272 * struct mmc_uclass_priv - Holds information about a device used by the uclass
 273 */
 274struct mmc_uclass_priv {
 275        struct mmc *mmc;
 276};
 277
 278/**
 279 * mmc_get_mmc_dev() - get the MMC struct pointer for a device
 280 *
 281 * Provided that the device is already probed and ready for use, this value
 282 * will be available.
 283 *
 284 * @dev:        Device
 285 * @return associated mmc struct pointer if available, else NULL
 286 */
 287struct mmc *mmc_get_mmc_dev(struct udevice *dev);
 288
 289/* End of driver model support */
 290
 291struct mmc_cid {
 292        unsigned long psn;
 293        unsigned short oid;
 294        unsigned char mid;
 295        unsigned char prv;
 296        unsigned char mdt;
 297        char pnm[7];
 298};
 299
 300struct mmc_cmd {
 301        ushort cmdidx;
 302        uint resp_type;
 303        uint cmdarg;
 304        uint response[4];
 305};
 306
 307struct mmc_data {
 308        union {
 309                char *dest;
 310                const char *src; /* src buffers don't get written to */
 311        };
 312        uint flags;
 313        uint blocks;
 314        uint blocksize;
 315};
 316
 317/* forward decl. */
 318struct mmc;
 319
 320#ifdef CONFIG_DM_MMC_OPS
 321struct dm_mmc_ops {
 322        /**
 323         * send_cmd() - Send a command to the MMC device
 324         *
 325         * @dev:        Device to receive the command
 326         * @cmd:        Command to send
 327         * @data:       Additional data to send/receive
 328         * @return 0 if OK, -ve on error
 329         */
 330        int (*send_cmd)(struct udevice *dev, struct mmc_cmd *cmd,
 331                        struct mmc_data *data);
 332
 333        /**
 334         * set_ios() - Set the I/O speed/width for an MMC device
 335         *
 336         * @dev:        Device to update
 337         * @return 0 if OK, -ve on error
 338         */
 339        int (*set_ios)(struct udevice *dev);
 340
 341        /**
 342         * get_cd() - See whether a card is present
 343         *
 344         * @dev:        Device to check
 345         * @return 0 if not present, 1 if present, -ve on error
 346         */
 347        int (*get_cd)(struct udevice *dev);
 348
 349        /**
 350         * get_wp() - See whether a card has write-protect enabled
 351         *
 352         * @dev:        Device to check
 353         * @return 0 if write-enabled, 1 if write-protected, -ve on error
 354         */
 355        int (*get_wp)(struct udevice *dev);
 356};
 357
 358#define mmc_get_ops(dev)        ((struct dm_mmc_ops *)(dev)->driver->ops)
 359
 360int dm_mmc_send_cmd(struct udevice *dev, struct mmc_cmd *cmd,
 361                    struct mmc_data *data);
 362int dm_mmc_set_ios(struct udevice *dev);
 363int dm_mmc_get_cd(struct udevice *dev);
 364int dm_mmc_get_wp(struct udevice *dev);
 365
 366/* Transition functions for compatibility */
 367int mmc_set_ios(struct mmc *mmc);
 368int mmc_getcd(struct mmc *mmc);
 369int mmc_getwp(struct mmc *mmc);
 370
 371#else
 372struct mmc_ops {
 373        int (*send_cmd)(struct mmc *mmc,
 374                        struct mmc_cmd *cmd, struct mmc_data *data);
 375        void (*set_ios)(struct mmc *mmc);
 376        int (*init)(struct mmc *mmc);
 377        int (*getcd)(struct mmc *mmc);
 378        int (*getwp)(struct mmc *mmc);
 379};
 380#endif
 381
 382struct mmc_config {
 383        const char *name;
 384#ifndef CONFIG_DM_MMC_OPS
 385        const struct mmc_ops *ops;
 386#endif
 387        uint host_caps;
 388        uint voltages;
 389        uint f_min;
 390        uint f_max;
 391        uint b_max;
 392        unsigned char part_type;
 393};
 394
 395/*
 396 * With CONFIG_DM_MMC enabled, struct mmc can be accessed from the MMC device
 397 * with mmc_get_mmc_dev().
 398 *
 399 * TODO struct mmc should be in mmc_private but it's hard to fix right now
 400 */
 401struct mmc {
 402#ifndef CONFIG_BLK
 403        struct list_head link;
 404#endif
 405        const struct mmc_config *cfg;   /* provided configuration */
 406        uint version;
 407        void *priv;
 408        uint has_init;
 409        int high_capacity;
 410        uint bus_width;
 411        uint clock;
 412        uint card_caps;
 413        uint ocr;
 414        uint dsr;
 415        uint dsr_imp;
 416        uint scr[2];
 417        uint csd[4];
 418        uint cid[4];
 419        ushort rca;
 420        u8 part_support;
 421        u8 part_attr;
 422        u8 wr_rel_set;
 423        char part_config;
 424        uint tran_speed;
 425        uint read_bl_len;
 426        uint write_bl_len;
 427        uint erase_grp_size;    /* in 512-byte sectors */
 428        uint hc_wp_grp_size;    /* in 512-byte sectors */
 429        u64 capacity;
 430        u64 capacity_user;
 431        u64 capacity_boot;
 432        u64 capacity_rpmb;
 433        u64 capacity_gp[4];
 434        u64 enh_user_start;
 435        u64 enh_user_size;
 436#ifndef CONFIG_BLK
 437        struct blk_desc block_dev;
 438#endif
 439        char op_cond_pending;   /* 1 if we are waiting on an op_cond command */
 440        char init_in_progress;  /* 1 if we have done mmc_start_init() */
 441        char preinit;           /* start init as early as possible */
 442        int ddr_mode;
 443#ifdef CONFIG_DM_MMC
 444        struct udevice *dev;    /* Device for this MMC controller */
 445#endif
 446};
 447
 448struct mmc_hwpart_conf {
 449        struct {
 450                uint enh_start; /* in 512-byte sectors */
 451                uint enh_size;  /* in 512-byte sectors, if 0 no enh area */
 452                unsigned wr_rel_change : 1;
 453                unsigned wr_rel_set : 1;
 454        } user;
 455        struct {
 456                uint size;      /* in 512-byte sectors */
 457                unsigned enhanced : 1;
 458                unsigned wr_rel_change : 1;
 459                unsigned wr_rel_set : 1;
 460        } gp_part[4];
 461};
 462
 463enum mmc_hwpart_conf_mode {
 464        MMC_HWPART_CONF_CHECK,
 465        MMC_HWPART_CONF_SET,
 466        MMC_HWPART_CONF_COMPLETE,
 467};
 468
 469struct mmc *mmc_create(const struct mmc_config *cfg, void *priv);
 470
 471/**
 472 * mmc_bind() - Set up a new MMC device ready for probing
 473 *
 474 * A child block device is bound with the IF_TYPE_MMC interface type. This
 475 * allows the device to be used with CONFIG_BLK
 476 *
 477 * @dev:        MMC device to set up
 478 * @mmc:        MMC struct
 479 * @cfg:        MMC configuration
 480 * @return 0 if OK, -ve on error
 481 */
 482int mmc_bind(struct udevice *dev, struct mmc *mmc,
 483             const struct mmc_config *cfg);
 484void mmc_destroy(struct mmc *mmc);
 485
 486/**
 487 * mmc_unbind() - Unbind a MMC device's child block device
 488 *
 489 * @dev:        MMC device
 490 * @return 0 if OK, -ve on error
 491 */
 492int mmc_unbind(struct udevice *dev);
 493int mmc_initialize(bd_t *bis);
 494int mmc_init(struct mmc *mmc);
 495int mmc_read(struct mmc *mmc, u64 src, uchar *dst, int size);
 496void mmc_set_clock(struct mmc *mmc, uint clock);
 497struct mmc *find_mmc_device(int dev_num);
 498int mmc_set_dev(int dev_num);
 499void print_mmc_devices(char separator);
 500
 501/**
 502 * get_mmc_num() - get the total MMC device number
 503 *
 504 * @return 0 if there is no MMC device, else the number of devices
 505 */
 506int get_mmc_num(void);
 507int mmc_hwpart_config(struct mmc *mmc, const struct mmc_hwpart_conf *conf,
 508                      enum mmc_hwpart_conf_mode mode);
 509
 510#ifndef CONFIG_DM_MMC_OPS
 511int mmc_getcd(struct mmc *mmc);
 512int board_mmc_getcd(struct mmc *mmc);
 513int mmc_getwp(struct mmc *mmc);
 514int board_mmc_getwp(struct mmc *mmc);
 515#endif
 516
 517int mmc_set_dsr(struct mmc *mmc, u16 val);
 518/* Function to change the size of boot partition and rpmb partitions */
 519int mmc_boot_partition_size_change(struct mmc *mmc, unsigned long bootsize,
 520                                        unsigned long rpmbsize);
 521/* Function to modify the PARTITION_CONFIG field of EXT_CSD */
 522int mmc_set_part_conf(struct mmc *mmc, u8 ack, u8 part_num, u8 access);
 523/* Function to modify the BOOT_BUS_WIDTH field of EXT_CSD */
 524int mmc_set_boot_bus_width(struct mmc *mmc, u8 width, u8 reset, u8 mode);
 525/* Function to modify the RST_n_FUNCTION field of EXT_CSD */
 526int mmc_set_rst_n_function(struct mmc *mmc, u8 enable);
 527/* Functions to read / write the RPMB partition */
 528int mmc_rpmb_set_key(struct mmc *mmc, void *key);
 529int mmc_rpmb_get_counter(struct mmc *mmc, unsigned long *counter);
 530int mmc_rpmb_read(struct mmc *mmc, void *addr, unsigned short blk,
 531                  unsigned short cnt, unsigned char *key);
 532int mmc_rpmb_write(struct mmc *mmc, void *addr, unsigned short blk,
 533                   unsigned short cnt, unsigned char *key);
 534/**
 535 * Start device initialization and return immediately; it does not block on
 536 * polling OCR (operation condition register) status.  Then you should call
 537 * mmc_init, which would block on polling OCR status and complete the device
 538 * initializatin.
 539 *
 540 * @param mmc   Pointer to a MMC device struct
 541 * @return 0 on success, IN_PROGRESS on waiting for OCR status, <0 on error.
 542 */
 543int mmc_start_init(struct mmc *mmc);
 544
 545/**
 546 * Set preinit flag of mmc device.
 547 *
 548 * This will cause the device to be pre-inited during mmc_initialize(),
 549 * which may save boot time if the device is not accessed until later.
 550 * Some eMMC devices take 200-300ms to init, but unfortunately they
 551 * must be sent a series of commands to even get them to start preparing
 552 * for operation.
 553 *
 554 * @param mmc           Pointer to a MMC device struct
 555 * @param preinit       preinit flag value
 556 */
 557void mmc_set_preinit(struct mmc *mmc, int preinit);
 558
 559#ifdef CONFIG_MMC_SPI
 560#define mmc_host_is_spi(mmc)    ((mmc)->cfg->host_caps & MMC_MODE_SPI)
 561#else
 562#define mmc_host_is_spi(mmc)    0
 563#endif
 564struct mmc *mmc_spi_init(uint bus, uint cs, uint speed, uint mode);
 565
 566void board_mmc_power_init(void);
 567int board_mmc_init(bd_t *bis);
 568int cpu_mmc_init(bd_t *bis);
 569int mmc_get_env_addr(struct mmc *mmc, int copy, u32 *env_addr);
 570int mmc_get_env_dev(void);
 571
 572struct pci_device_id;
 573
 574/**
 575 * pci_mmc_init() - set up PCI MMC devices
 576 *
 577 * This finds all the matching PCI IDs and sets them up as MMC devices.
 578 *
 579 * @name:               Name to use for devices
 580 * @mmc_supported:      PCI IDs to search for, terminated by {0, 0}
 581 */
 582int pci_mmc_init(const char *name, struct pci_device_id *mmc_supported);
 583
 584/* Set block count limit because of 16 bit register limit on some hardware*/
 585#ifndef CONFIG_SYS_MMC_MAX_BLK_COUNT
 586#define CONFIG_SYS_MMC_MAX_BLK_COUNT 65535
 587#endif
 588
 589/**
 590 * mmc_get_blk_desc() - Get the block descriptor for an MMC device
 591 *
 592 * @mmc:        MMC device
 593 * @return block device if found, else NULL
 594 */
 595struct blk_desc *mmc_get_blk_desc(struct mmc *mmc);
 596
 597#endif /* _MMC_H_ */
 598