1
2
3
4
5
6
7
8
9#ifndef __ASM_ARM_ARCH_CLOCK_H_
10#define __ASM_ARM_ARCH_CLOCK_H_
11
12#ifndef __ASSEMBLY__
13struct s5pc100_clock {
14 unsigned int apll_lock;
15 unsigned int mpll_lock;
16 unsigned int epll_lock;
17 unsigned int hpll_lock;
18 unsigned char res1[0xf0];
19 unsigned int apll_con;
20 unsigned int mpll_con;
21 unsigned int epll_con;
22 unsigned int hpll_con;
23 unsigned char res2[0xf0];
24 unsigned int src0;
25 unsigned int src1;
26 unsigned int src2;
27 unsigned int src3;
28 unsigned char res3[0xf0];
29 unsigned int div0;
30 unsigned int div1;
31 unsigned int div2;
32 unsigned int div3;
33 unsigned int div4;
34 unsigned char res4[0x1ec];
35 unsigned int gate_d00;
36 unsigned int gate_d01;
37 unsigned int gate_d02;
38 unsigned char res5[0x54];
39 unsigned int gate_sclk0;
40 unsigned int gate_sclk1;
41};
42
43struct s5pc110_clock {
44 unsigned int apll_lock;
45 unsigned char res1[0x4];
46 unsigned int mpll_lock;
47 unsigned char res2[0x4];
48 unsigned int epll_lock;
49 unsigned char res3[0xc];
50 unsigned int vpll_lock;
51 unsigned char res4[0xdc];
52 unsigned int apll_con;
53 unsigned char res5[0x4];
54 unsigned int mpll_con;
55 unsigned char res6[0x4];
56 unsigned int epll_con;
57 unsigned char res7[0xc];
58 unsigned int vpll_con;
59 unsigned char res8[0xdc];
60 unsigned int src0;
61 unsigned int src1;
62 unsigned int src2;
63 unsigned int src3;
64 unsigned char res9[0xf0];
65 unsigned int div0;
66 unsigned int div1;
67 unsigned int div2;
68 unsigned int div3;
69 unsigned int div4;
70 unsigned char res10[0x1ec];
71 unsigned int gate_d00;
72 unsigned int gate_d01;
73 unsigned int gate_d02;
74 unsigned char res11[0x54];
75 unsigned int gate_sclk0;
76 unsigned int gate_sclk1;
77};
78#endif
79
80#endif
81
