1
2
3
4
5
6
7
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12
13
14
15#define CONFIG_E300 1
16#define CONFIG_MPC837x 1
17#define CONFIG_MPC837XERDB 1
18
19#define CONFIG_SYS_TEXT_BASE 0xFE000000
20
21#define CONFIG_BOARD_EARLY_INIT_F
22#define CONFIG_MISC_INIT_R
23#define CONFIG_HWCONFIG
24
25
26
27
28#define CONFIG_TSEC_ENET
29#define CONFIG_VSC7385_ENET
30
31
32
33
34#ifdef CONFIG_PCISLAVE
35#define CONFIG_83XX_PCICLK 66666667
36#else
37#define CONFIG_83XX_CLKIN 66666667
38#define CONFIG_PCIE
39#endif
40
41#ifndef CONFIG_SYS_CLK_FREQ
42#define CONFIG_SYS_CLK_FREQ CONFIG_83XX_CLKIN
43#endif
44
45
46
47
48#define CONFIG_SYS_HRCW_LOW (\
49 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
50 HRCWL_DDR_TO_SCB_CLK_1X1 |\
51 HRCWL_SVCOD_DIV_2 |\
52 HRCWL_CSB_TO_CLKIN_5X1 |\
53 HRCWL_CORE_TO_CSB_2X1)
54
55#ifdef CONFIG_PCISLAVE
56#define CONFIG_SYS_HRCW_HIGH (\
57 HRCWH_PCI_AGENT |\
58 HRCWH_PCI1_ARBITER_DISABLE |\
59 HRCWH_CORE_ENABLE |\
60 HRCWH_FROM_0XFFF00100 |\
61 HRCWH_BOOTSEQ_DISABLE |\
62 HRCWH_SW_WATCHDOG_DISABLE |\
63 HRCWH_ROM_LOC_LOCAL_16BIT |\
64 HRCWH_RL_EXT_LEGACY |\
65 HRCWH_TSEC1M_IN_RGMII |\
66 HRCWH_TSEC2M_IN_RGMII |\
67 HRCWH_BIG_ENDIAN |\
68 HRCWH_LDP_CLEAR)
69#else
70#define CONFIG_SYS_HRCW_HIGH (\
71 HRCWH_PCI_HOST |\
72 HRCWH_PCI1_ARBITER_ENABLE |\
73 HRCWH_CORE_ENABLE |\
74 HRCWH_FROM_0X00000100 |\
75 HRCWH_BOOTSEQ_DISABLE |\
76 HRCWH_SW_WATCHDOG_DISABLE |\
77 HRCWH_ROM_LOC_LOCAL_16BIT |\
78 HRCWH_RL_EXT_LEGACY |\
79 HRCWH_TSEC1M_IN_RGMII |\
80 HRCWH_TSEC2M_IN_RGMII |\
81 HRCWH_BIG_ENDIAN |\
82 HRCWH_LDP_CLEAR)
83#endif
84
85
86
87
88
89#define CONFIG_SYS_ACR_PIPE_DEP 3
90#define CONFIG_SYS_ACR_RPTCNT 3
91
92
93#define CONFIG_SYS_SPCR_TSECEP 3
94
95
96#define CONFIG_SYS_SCCR_TSEC1CM 1
97#define CONFIG_SYS_SCCR_TSEC2CM 1
98#define CONFIG_SYS_SCCR_SATACM SCCR_SATACM_2
99
100
101
102
103#define CONFIG_SYS_SICRH 0x08200000
104#define CONFIG_SYS_SICRL 0x00000000
105
106
107
108
109#define CONFIG_SYS_OBIR 0x30100000
110
111
112
113
114#define CONFIG_SYS_IMMR 0xE0000000
115
116
117
118
119
120
121
122#ifdef CONFIG_VSC7385_ENET
123
124#define CONFIG_TSEC2
125
126
127#define CONFIG_VSC7385_IMAGE 0xFE7FE000
128#define CONFIG_VSC7385_IMAGE_SIZE 8192
129
130#endif
131
132
133
134
135#define CONFIG_SYS_DDR_BASE 0x00000000
136#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE
137#define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE
138#define CONFIG_SYS_DDR_SDRAM_CLK_CNTL 0x03000000
139#define CONFIG_SYS_83XX_DDR_USES_CS0
140
141#define CONFIG_SYS_DDRCDR_VALUE (DDRCDR_DHC_EN | DDRCDR_ODT | DDRCDR_Q_DRN)
142
143#undef CONFIG_DDR_ECC
144#undef CONFIG_DDR_ECC_CMD
145
146#undef CONFIG_NEVER_ASSERT_ODT_TO_CPU
147
148
149
150
151#define CONFIG_SYS_DDR_SIZE 256
152#define CONFIG_SYS_DDR_CS0_BNDS 0x0000000f
153#define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN \
154 | CSCONFIG_ODT_WR_ONLY_CURRENT \
155 | CSCONFIG_ROW_BIT_13 \
156 | CSCONFIG_COL_BIT_10)
157
158#define CONFIG_SYS_DDR_TIMING_3 0x00000000
159#define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \
160 | (0 << TIMING_CFG0_WRT_SHIFT) \
161 | (0 << TIMING_CFG0_RRT_SHIFT) \
162 | (0 << TIMING_CFG0_WWT_SHIFT) \
163 | (2 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \
164 | (6 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \
165 | (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \
166 | (2 << TIMING_CFG0_MRS_CYC_SHIFT))
167
168#define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \
169 | (9 << TIMING_CFG1_ACTTOPRE_SHIFT) \
170 | (3 << TIMING_CFG1_ACTTORW_SHIFT) \
171 | (7 << TIMING_CFG1_CASLAT_SHIFT) \
172 | (13 << TIMING_CFG1_REFREC_SHIFT) \
173 | (3 << TIMING_CFG1_WRREC_SHIFT) \
174 | (2 << TIMING_CFG1_ACTTOACT_SHIFT) \
175 | (2 << TIMING_CFG1_WRTORD_SHIFT))
176
177#define CONFIG_SYS_DDR_TIMING_2 ((0 << TIMING_CFG2_ADD_LAT_SHIFT) \
178 | (5 << TIMING_CFG2_CPO_SHIFT) \
179 | (3 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \
180 | (2 << TIMING_CFG2_RD_TO_PRE_SHIFT) \
181 | (3 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
182 | (3 << TIMING_CFG2_CKE_PLS_SHIFT) \
183 | (8 << TIMING_CFG2_FOUR_ACT_SHIFT))
184
185
186#define CONFIG_SYS_DDR_INTERVAL ((1024 << SDRAM_INTERVAL_REFINT_SHIFT) \
187 | (0 << SDRAM_INTERVAL_BSTOPRE_SHIFT))
188
189
190#if defined(CONFIG_DDR_2T_TIMING)
191#define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SREN \
192 | SDRAM_CFG_SDRAM_TYPE_DDR2 \
193 | SDRAM_CFG_32_BE \
194 | SDRAM_CFG_2T_EN)
195
196#else
197#define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SREN \
198 | SDRAM_CFG_SDRAM_TYPE_DDR2)
199
200#endif
201#define CONFIG_SYS_DDR_SDRAM_CFG2 0x00001000
202#define CONFIG_SYS_DDR_MODE ((0x0406 << SDRAM_MODE_ESD_SHIFT) \
203 | (0x0442 << SDRAM_MODE_SD_SHIFT))
204
205#define CONFIG_SYS_DDR_MODE2 0x00000000
206
207
208
209
210#undef CONFIG_SYS_DRAM_TEST
211#define CONFIG_SYS_MEMTEST_START 0x00040000
212#define CONFIG_SYS_MEMTEST_END 0x0ef70010
213
214
215
216
217#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
218
219#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
220#define CONFIG_SYS_RAMBOOT
221#else
222#undef CONFIG_SYS_RAMBOOT
223#endif
224
225#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
226#define CONFIG_SYS_MALLOC_LEN (512 * 1024)
227
228
229
230
231#define CONFIG_SYS_INIT_RAM_LOCK 1
232#define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000
233#define CONFIG_SYS_INIT_RAM_SIZE 0x1000
234#define CONFIG_SYS_GBL_DATA_OFFSET \
235 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
236
237
238
239
240#define CONFIG_SYS_LCRR_DBYP LCRR_DBYP
241#define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_8
242#define CONFIG_SYS_LBC_LBCR 0x00000000
243#define CONFIG_FSL_ELBC 1
244
245
246
247
248#define CONFIG_SYS_FLASH_CFI
249#define CONFIG_FLASH_CFI_DRIVER
250#define CONFIG_SYS_FLASH_BASE 0xFE000000
251#define CONFIG_SYS_FLASH_SIZE 8
252
253#define CONFIG_SYS_FLASH_PROTECTION 1
254#define CONFIG_SYS_FLASH_EMPTY_INFO
255#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
256
257
258#define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE
259#define CONFIG_SYS_LBLAWAR0_PRELIM 0x80000016
260
261#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
262 | BR_PS_16 \
263 | BR_MS_GPCM \
264 | BR_V)
265#define CONFIG_SYS_OR0_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH_SIZE) \
266 | OR_GPCM_XACS \
267 | OR_GPCM_SCY_9 \
268 | OR_GPCM_EHTR_SET \
269 | OR_GPCM_EAD)
270
271
272#define CONFIG_SYS_MAX_FLASH_BANKS 1
273#define CONFIG_SYS_MAX_FLASH_SECT 256
274
275#undef CONFIG_SYS_FLASH_CHECKSUM
276#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
277#define CONFIG_SYS_FLASH_WRITE_TOUT 500
278
279
280
281
282#define CONFIG_SYS_NAND_BASE 0xE0600000
283#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_NAND_BASE \
284 | BR_DECC_CHK_GEN \
285 | BR_PS_8 \
286 | BR_MS_FCM \
287 | BR_V)
288#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB \
289 | OR_FCM_CSCT \
290 | OR_FCM_CST \
291 | OR_FCM_CHT \
292 | OR_FCM_SCY_1 \
293 | OR_FCM_TRLX \
294 | OR_FCM_EHTR)
295#define CONFIG_SYS_LBLAWBAR1_PRELIM CONFIG_SYS_NAND_BASE
296#define CONFIG_SYS_LBLAWAR1_PRELIM (LBLAWAR_EN | LBLAWAR_32KB)
297
298
299
300#define CONFIG_SYS_VSC7385_BASE 0xF0000000
301
302#ifdef CONFIG_VSC7385_ENET
303
304#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_VSC7385_BASE \
305 | BR_PS_8 \
306 | BR_MS_GPCM \
307 | BR_V)
308
309#define CONFIG_SYS_OR2_PRELIM (OR_AM_128KB \
310 | OR_GPCM_CSNT \
311 | OR_GPCM_XACS \
312 | OR_GPCM_SCY_15 \
313 | OR_GPCM_SETA \
314 | OR_GPCM_TRLX_SET \
315 | OR_GPCM_EHTR_SET \
316 | OR_GPCM_EAD)
317
318
319
320#define CONFIG_SYS_LBLAWBAR2_PRELIM CONFIG_SYS_VSC7385_BASE
321#define CONFIG_SYS_LBLAWAR2_PRELIM (LBLAWAR_EN | LBLAWAR_128KB)
322
323#endif
324
325
326
327
328#define CONFIG_CONS_INDEX 1
329#define CONFIG_SYS_NS16550_SERIAL
330#define CONFIG_SYS_NS16550_REG_SIZE 1
331#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
332
333#define CONFIG_SYS_BAUDRATE_TABLE \
334 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
335
336#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500)
337#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600)
338
339
340#define CONFIG_FSL_SERDES
341#define CONFIG_FSL_SERDES1 0xe3000
342#define CONFIG_FSL_SERDES2 0xe3100
343
344
345#define CONFIG_SYS_I2C
346#define CONFIG_SYS_I2C_FSL
347#define CONFIG_SYS_FSL_I2C_SPEED 400000
348#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
349#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
350#define CONFIG_SYS_I2C_NOPROBES { {0, 0x51} }
351
352
353
354
355#define CONFIG_RTC_DS1374
356#define CONFIG_SYS_I2C_RTC_ADDR 0x68
357
358
359
360
361
362#define CONFIG_SYS_PCI_MEM_BASE 0x80000000
363#define CONFIG_SYS_PCI_MEM_PHYS CONFIG_SYS_PCI_MEM_BASE
364#define CONFIG_SYS_PCI_MEM_SIZE 0x10000000
365#define CONFIG_SYS_PCI_MMIO_BASE 0x90000000
366#define CONFIG_SYS_PCI_MMIO_PHYS CONFIG_SYS_PCI_MMIO_BASE
367#define CONFIG_SYS_PCI_MMIO_SIZE 0x10000000
368#define CONFIG_SYS_PCI_IO_BASE 0x00000000
369#define CONFIG_SYS_PCI_IO_PHYS 0xE0300000
370#define CONFIG_SYS_PCI_IO_SIZE 0x100000
371
372#define CONFIG_SYS_PCI_SLV_MEM_LOCAL CONFIG_SYS_SDRAM_BASE
373#define CONFIG_SYS_PCI_SLV_MEM_BUS 0x00000000
374#define CONFIG_SYS_PCI_SLV_MEM_SIZE 0x80000000
375
376#define CONFIG_SYS_PCIE1_BASE 0xA0000000
377#define CONFIG_SYS_PCIE1_CFG_BASE 0xA0000000
378#define CONFIG_SYS_PCIE1_CFG_SIZE 0x08000000
379#define CONFIG_SYS_PCIE1_MEM_BASE 0xA8000000
380#define CONFIG_SYS_PCIE1_MEM_PHYS 0xA8000000
381#define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000
382#define CONFIG_SYS_PCIE1_IO_BASE 0x00000000
383#define CONFIG_SYS_PCIE1_IO_PHYS 0xB8000000
384#define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000
385
386#define CONFIG_SYS_PCIE2_BASE 0xC0000000
387#define CONFIG_SYS_PCIE2_CFG_BASE 0xC0000000
388#define CONFIG_SYS_PCIE2_CFG_SIZE 0x08000000
389#define CONFIG_SYS_PCIE2_MEM_BASE 0xC8000000
390#define CONFIG_SYS_PCIE2_MEM_PHYS 0xC8000000
391#define CONFIG_SYS_PCIE2_MEM_SIZE 0x10000000
392#define CONFIG_SYS_PCIE2_IO_BASE 0x00000000
393#define CONFIG_SYS_PCIE2_IO_PHYS 0xD8000000
394#define CONFIG_SYS_PCIE2_IO_SIZE 0x00800000
395
396#ifdef CONFIG_PCI
397#define CONFIG_PCI_INDIRECT_BRIDGE
398
399#undef CONFIG_PCI_SCAN_SHOW
400#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957
401#endif
402
403
404
405
406#ifdef CONFIG_TSEC_ENET
407
408#define CONFIG_GMII
409
410#define CONFIG_TSEC1
411
412#ifdef CONFIG_TSEC1
413#define CONFIG_HAS_ETH0
414#define CONFIG_TSEC1_NAME "TSEC0"
415#define CONFIG_SYS_TSEC1_OFFSET 0x24000
416#define TSEC1_PHY_ADDR 2
417#define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
418#define TSEC1_PHYIDX 0
419#endif
420
421#ifdef CONFIG_TSEC2
422#define CONFIG_HAS_ETH1
423#define CONFIG_TSEC2_NAME "TSEC1"
424#define CONFIG_SYS_TSEC2_OFFSET 0x25000
425#define TSEC2_PHY_ADDR 0x1c
426#define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
427#define TSEC2_PHYIDX 0
428#endif
429
430
431#define CONFIG_ETHPRIME "TSEC0"
432
433#endif
434
435
436
437
438#define CONFIG_LIBATA
439#define CONFIG_FSL_SATA
440
441#define CONFIG_SYS_SATA_MAX_DEVICE 2
442#define CONFIG_SATA1
443#define CONFIG_SYS_SATA1_OFFSET 0x18000
444#define CONFIG_SYS_SATA1 (CONFIG_SYS_IMMR + CONFIG_SYS_SATA1_OFFSET)
445#define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
446#define CONFIG_SATA2
447#define CONFIG_SYS_SATA2_OFFSET 0x19000
448#define CONFIG_SYS_SATA2 (CONFIG_SYS_IMMR + CONFIG_SYS_SATA2_OFFSET)
449#define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA
450
451#ifdef CONFIG_FSL_SATA
452#define CONFIG_LBA48
453#define CONFIG_CMD_SATA
454#define CONFIG_DOS_PARTITION
455#endif
456
457
458
459
460#ifndef CONFIG_SYS_RAMBOOT
461 #define CONFIG_ENV_IS_IN_FLASH 1
462 #define CONFIG_ENV_ADDR \
463 (CONFIG_SYS_MONITOR_BASE+CONFIG_SYS_MONITOR_LEN)
464 #define CONFIG_ENV_SECT_SIZE 0x10000
465 #define CONFIG_ENV_SIZE 0x4000
466#else
467 #define CONFIG_SYS_NO_FLASH 1
468 #define CONFIG_ENV_IS_NOWHERE 1
469 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE-0x1000)
470 #define CONFIG_ENV_SIZE 0x2000
471#endif
472
473#define CONFIG_LOADS_ECHO 1
474#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
475
476
477
478
479#define CONFIG_BOOTP_BOOTFILESIZE
480#define CONFIG_BOOTP_BOOTPATH
481#define CONFIG_BOOTP_GATEWAY
482#define CONFIG_BOOTP_HOSTNAME
483
484
485
486
487#define CONFIG_CMD_DATE
488
489#if defined(CONFIG_PCI)
490#define CONFIG_CMD_PCI
491#endif
492
493#define CONFIG_CMDLINE_EDITING 1
494#define CONFIG_AUTO_COMPLETE
495
496#undef CONFIG_WATCHDOG
497
498#define CONFIG_MMC 1
499
500#ifdef CONFIG_MMC
501#define CONFIG_FSL_ESDHC
502#define CONFIG_FSL_ESDHC_PIN_MUX
503#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC83xx_ESDHC_ADDR
504#define CONFIG_GENERIC_MMC
505#define CONFIG_DOS_PARTITION
506#endif
507
508
509
510
511#define CONFIG_SYS_LONGHELP
512#define CONFIG_SYS_LOAD_ADDR 0x2000000
513
514#if defined(CONFIG_CMD_KGDB)
515 #define CONFIG_SYS_CBSIZE 1024
516#else
517 #define CONFIG_SYS_CBSIZE 256
518#endif
519
520
521#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
522#define CONFIG_SYS_MAXARGS 16
523
524#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
525
526
527
528
529
530
531#define CONFIG_SYS_BOOTMAPSZ (256 << 20)
532#define CONFIG_SYS_BOOTM_LEN (64 << 20)
533
534
535
536
537#define CONFIG_SYS_HID0_INIT 0x000000000
538#define CONFIG_SYS_HID0_FINAL (HID0_ENABLE_MACHINE_CHECK \
539 | HID0_ENABLE_INSTRUCTION_CACHE)
540#define CONFIG_SYS_HID2 HID2_HBE
541
542
543
544
545
546#define CONFIG_HIGH_BATS 1
547
548
549#define CONFIG_SYS_SDRAM_LOWER CONFIG_SYS_SDRAM_BASE
550#define CONFIG_SYS_SDRAM_UPPER (CONFIG_SYS_SDRAM_BASE + 0x10000000)
551
552#define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_LOWER \
553 | BATL_PP_RW \
554 | BATL_MEMCOHERENCE)
555#define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_LOWER \
556 | BATU_BL_256M \
557 | BATU_VS \
558 | BATU_VP)
559#define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L
560#define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U
561
562#define CONFIG_SYS_IBAT1L (CONFIG_SYS_SDRAM_UPPER \
563 | BATL_PP_RW \
564 | BATL_MEMCOHERENCE)
565#define CONFIG_SYS_IBAT1U (CONFIG_SYS_SDRAM_UPPER \
566 | BATU_BL_256M \
567 | BATU_VS \
568 | BATU_VP)
569#define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L
570#define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U
571
572
573#define CONFIG_SYS_IBAT2L (CONFIG_SYS_IMMR \
574 | BATL_PP_RW \
575 | BATL_CACHEINHIBIT \
576 | BATL_GUARDEDSTORAGE)
577#define CONFIG_SYS_IBAT2U (CONFIG_SYS_IMMR \
578 | BATU_BL_8M \
579 | BATU_VS \
580 | BATU_VP)
581#define CONFIG_SYS_DBAT2L CONFIG_SYS_IBAT2L
582#define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U
583
584
585#define CONFIG_SYS_IBAT3L (CONFIG_SYS_VSC7385_BASE \
586 | BATL_PP_RW \
587 | BATL_CACHEINHIBIT \
588 | BATL_GUARDEDSTORAGE)
589#define CONFIG_SYS_IBAT3U (CONFIG_SYS_VSC7385_BASE \
590 | BATU_BL_128K \
591 | BATU_VS \
592 | BATU_VP)
593#define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L
594#define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U
595
596
597#define CONFIG_SYS_IBAT4L (CONFIG_SYS_FLASH_BASE \
598 | BATL_PP_RW \
599 | BATL_MEMCOHERENCE)
600#define CONFIG_SYS_IBAT4U (CONFIG_SYS_FLASH_BASE \
601 | BATU_BL_32M \
602 | BATU_VS \
603 | BATU_VP)
604#define CONFIG_SYS_DBAT4L (CONFIG_SYS_FLASH_BASE \
605 | BATL_PP_RW \
606 | BATL_CACHEINHIBIT \
607 | BATL_GUARDEDSTORAGE)
608#define CONFIG_SYS_DBAT4U CONFIG_SYS_IBAT4U
609
610
611#define CONFIG_SYS_IBAT5L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_RW)
612#define CONFIG_SYS_IBAT5U (CONFIG_SYS_INIT_RAM_ADDR \
613 | BATU_BL_128K \
614 | BATU_VS \
615 | BATU_VP)
616#define CONFIG_SYS_DBAT5L CONFIG_SYS_IBAT5L
617#define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U
618
619#ifdef CONFIG_PCI
620
621#define CONFIG_SYS_IBAT6L (CONFIG_SYS_PCI_MEM_PHYS \
622 | BATL_PP_RW \
623 | BATL_MEMCOHERENCE)
624#define CONFIG_SYS_IBAT6U (CONFIG_SYS_PCI_MEM_PHYS \
625 | BATU_BL_256M \
626 | BATU_VS \
627 | BATU_VP)
628#define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L
629#define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U
630
631#define CONFIG_SYS_IBAT7L (CONFIG_SYS_PCI_MMIO_PHYS \
632 | BATL_PP_RW \
633 | BATL_CACHEINHIBIT \
634 | BATL_GUARDEDSTORAGE)
635#define CONFIG_SYS_IBAT7U (CONFIG_SYS_PCI_MMIO_PHYS \
636 | BATU_BL_256M \
637 | BATU_VS \
638 | BATU_VP)
639#define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L
640#define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U
641#else
642#define CONFIG_SYS_IBAT6L (0)
643#define CONFIG_SYS_IBAT6U (0)
644#define CONFIG_SYS_IBAT7L (0)
645#define CONFIG_SYS_IBAT7U (0)
646#define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L
647#define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U
648#define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L
649#define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U
650#endif
651
652#if defined(CONFIG_CMD_KGDB)
653#define CONFIG_KGDB_BAUDRATE 230400
654#endif
655
656
657
658
659#define CONFIG_ENV_OVERWRITE
660
661#define CONFIG_HAS_FSL_DR_USB
662#define CONFIG_USB_EHCI
663#define CONFIG_USB_EHCI_FSL
664#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
665
666#define CONFIG_NETDEV "eth1"
667
668#define CONFIG_HOSTNAME mpc837x_rdb
669#define CONFIG_ROOTPATH "/nfsroot"
670#define CONFIG_RAMDISKFILE "rootfs.ext2.gz.uboot"
671#define CONFIG_BOOTFILE "uImage"
672
673#define CONFIG_UBOOTPATH "u-boot.bin"
674#define CONFIG_FDTFILE "mpc8379_rdb.dtb"
675
676
677#define CONFIG_LOADADDR 800000
678#define CONFIG_BAUDRATE 115200
679
680#define CONFIG_EXTRA_ENV_SETTINGS \
681 "netdev=" CONFIG_NETDEV "\0" \
682 "uboot=" CONFIG_UBOOTPATH "\0" \
683 "tftpflash=tftp $loadaddr $uboot;" \
684 "protect off " __stringify(CONFIG_SYS_TEXT_BASE) \
685 " +$filesize; " \
686 "erase " __stringify(CONFIG_SYS_TEXT_BASE) \
687 " +$filesize; " \
688 "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \
689 " $filesize; " \
690 "protect on " __stringify(CONFIG_SYS_TEXT_BASE) \
691 " +$filesize; " \
692 "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \
693 " $filesize\0" \
694 "fdtaddr=780000\0" \
695 "fdtfile=" CONFIG_FDTFILE "\0" \
696 "ramdiskaddr=1000000\0" \
697 "ramdiskfile=" CONFIG_RAMDISKFILE "\0" \
698 "console=ttyS0\0" \
699 "setbootargs=setenv bootargs " \
700 "root=$rootdev rw console=$console,$baudrate $othbootargs\0" \
701 "setipargs=setenv bootargs nfsroot=$serverip:$rootpath " \
702 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:" \
703 "$netdev:off " \
704 "root=$rootdev rw console=$console,$baudrate $othbootargs\0"
705
706#define CONFIG_NFSBOOTCOMMAND \
707 "setenv rootdev /dev/nfs;" \
708 "run setbootargs;" \
709 "run setipargs;" \
710 "tftp $loadaddr $bootfile;" \
711 "tftp $fdtaddr $fdtfile;" \
712 "bootm $loadaddr - $fdtaddr"
713
714#define CONFIG_RAMBOOTCOMMAND \
715 "setenv rootdev /dev/ram;" \
716 "run setbootargs;" \
717 "tftp $ramdiskaddr $ramdiskfile;" \
718 "tftp $loadaddr $bootfile;" \
719 "tftp $fdtaddr $fdtfile;" \
720 "bootm $loadaddr $ramdiskaddr $fdtaddr"
721
722#endif
723