1
2
3
4
5
6
7
8
9
10
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
14
15
16
17
18
19
20#include <asm/hardware.h>
21
22
23#define MASTER_PLL_DIV 15
24#define MASTER_PLL_MUL 162
25#define MAIN_PLL_DIV 2
26#define CONFIG_SYS_AT91_SLOW_CLOCK 32768
27#define CONFIG_SYS_AT91_MAIN_CLOCK 18432000
28
29#define CONFIG_SYS_AT91_CPU_NAME "AT91SAM9261"
30#define CONFIG_PM9261 1
31#define CONFIG_ARCH_CPU_INIT
32#define CONFIG_SYS_TEXT_BASE 0
33
34#define MACH_TYPE_PM9261 1187
35#define CONFIG_MACH_TYPE MACH_TYPE_PM9261
36
37
38
39#define CONFIG_SYS_MOR_VAL \
40 (AT91_PMC_MOR_MOSCEN | \
41 (255 << 8))
42#define CONFIG_SYS_PLLAR_VAL \
43 (AT91_PMC_PLLAR_29 | \
44 AT91_PMC_PLLXR_OUT(3) | \
45 ((MASTER_PLL_MUL - 1) << 16) | (MASTER_PLL_DIV))
46
47
48#define CONFIG_SYS_MCKR1_VAL \
49 (AT91_PMC_MCKR_CSS_SLOW | \
50 AT91_PMC_MCKR_PRES_1 | \
51 AT91_PMC_MCKR_MDIV_2)
52
53
54#define CONFIG_SYS_MCKR2_VAL \
55 (AT91_PMC_MCKR_CSS_PLLA | \
56 AT91_PMC_MCKR_PRES_1 | \
57 AT91_PMC_MCKR_MDIV_2)
58
59
60#define CONFIG_SYS_PIOC_PDR_VAL1 0xFFFF0000
61
62#define CONFIG_SYS_PIOC_PPUDR_VAL 0xFFFF0000
63
64
65#define CONFIG_SYS_MATRIX_EBICSA_VAL \
66 (AT91_MATRIX_CSA_DBPUC | AT91_MATRIX_CSA_EBI_CS1A)
67
68
69
70#define CONFIG_SYS_SDRC_MR_VAL1 AT91_SDRAMC_MODE_NORMAL
71
72#define CONFIG_SYS_SDRC_TR_VAL1 0x13C
73
74#define CONFIG_SYS_SDRC_CR_VAL \
75 (AT91_SDRAMC_NC_9 | \
76 AT91_SDRAMC_NR_13 | \
77 AT91_SDRAMC_NB_4 | \
78 AT91_SDRAMC_CAS_3 | \
79 AT91_SDRAMC_DBW_32 | \
80 (1 << 8) | \
81 (7 << 12) | \
82 (3 << 16) | \
83 (2 << 20) | \
84 (5 << 24) | \
85 (1 << 28))
86
87
88#define CONFIG_SYS_SDRC_MDR_VAL AT91_SDRAMC_MD_SDRAM
89#define CONFIG_SYS_SDRC_MR_VAL2 AT91_SDRAMC_MODE_PRECHARGE
90#define CONFIG_SYS_SDRAM_VAL1 0
91#define CONFIG_SYS_SDRC_MR_VAL3 AT91_SDRAMC_MODE_REFRESH
92#define CONFIG_SYS_SDRAM_VAL2 0
93#define CONFIG_SYS_SDRAM_VAL3 0
94#define CONFIG_SYS_SDRAM_VAL4 0
95#define CONFIG_SYS_SDRAM_VAL5 0
96#define CONFIG_SYS_SDRAM_VAL6 0
97#define CONFIG_SYS_SDRAM_VAL7 0
98#define CONFIG_SYS_SDRAM_VAL8 0
99#define CONFIG_SYS_SDRAM_VAL9 0
100#define CONFIG_SYS_SDRC_MR_VAL4 AT91_SDRAMC_MODE_LMR
101#define CONFIG_SYS_SDRAM_VAL10 0
102#define CONFIG_SYS_SDRC_MR_VAL5 AT91_SDRAMC_MODE_NORMAL
103#define CONFIG_SYS_SDRAM_VAL11 0
104#define CONFIG_SYS_SDRC_TR_VAL2 1200
105#define CONFIG_SYS_SDRAM_VAL12 0
106
107
108#define CONFIG_SYS_SMC0_SETUP0_VAL \
109 (AT91_SMC_SETUP_NWE(10) | AT91_SMC_SETUP_NCS_WR(10) | \
110 AT91_SMC_SETUP_NRD(10) | AT91_SMC_SETUP_NCS_RD(10))
111#define CONFIG_SYS_SMC0_PULSE0_VAL \
112 (AT91_SMC_PULSE_NWE(11) | AT91_SMC_PULSE_NCS_WR(11) | \
113 AT91_SMC_PULSE_NRD(11) | AT91_SMC_PULSE_NCS_RD(11))
114#define CONFIG_SYS_SMC0_CYCLE0_VAL \
115 (AT91_SMC_CYCLE_NWE(22) | AT91_SMC_CYCLE_NRD(22))
116#define CONFIG_SYS_SMC0_MODE0_VAL \
117 (AT91_SMC_MODE_RM_NRD | AT91_SMC_MODE_WM_NWE | \
118 AT91_SMC_MODE_DBW_16 | \
119 AT91_SMC_MODE_TDF | \
120 AT91_SMC_MODE_TDF_CYCLE(6))
121
122
123#define CONFIG_SYS_RSTC_RMR_VAL \
124 (AT91_RSTC_KEY | \
125 AT91_RSTC_CR_PROCRST | \
126 AT91_RSTC_MR_ERSTL(1) | \
127 AT91_RSTC_MR_ERSTL(2))
128
129
130#define CONFIG_SYS_WDTC_WDMR_VAL \
131 (AT91_WDT_MR_WDIDLEHLT | AT91_WDT_MR_WDDBGHLT | \
132 AT91_WDT_MR_WDV(0xfff) | \
133 AT91_WDT_MR_WDDIS | \
134 AT91_WDT_MR_WDD(0xfff))
135
136#define CONFIG_CMDLINE_TAG 1
137#define CONFIG_SETUP_MEMORY_TAGS 1
138#define CONFIG_INITRD_TAG 1
139
140#undef CONFIG_SKIP_LOWLEVEL_INIT
141#define CONFIG_BOARD_EARLY_INIT_F
142
143
144
145
146#define CONFIG_AT91_GPIO 1
147#define CONFIG_ATMEL_USART 1
148#define CONFIG_USART_BASE ATMEL_BASE_DBGU
149#define CONFIG_USART_ID ATMEL_ID_SYS
150
151
152#define LCD_BPP LCD_COLOR8
153#define CONFIG_LCD_LOGO 1
154#undef LCD_TEST_PATTERN
155#define CONFIG_LCD_INFO 1
156#define CONFIG_LCD_INFO_BELOW_LOGO 1
157#define CONFIG_SYS_WHITE_ON_BLACK 1
158#define CONFIG_ATMEL_LCD 1
159#define CONFIG_ATMEL_LCD_BGR555 1
160
161
162#define CONFIG_AT91_LED
163#define CONFIG_RED_LED GPIO_PIN_PC(12)
164#define CONFIG_GREEN_LED GPIO_PIN_PC(13)
165#define CONFIG_YELLOW_LED GPIO_PIN_PC(15)
166
167
168
169
170
171#define CONFIG_BOOTP_BOOTFILESIZE 1
172#define CONFIG_BOOTP_BOOTPATH 1
173#define CONFIG_BOOTP_GATEWAY 1
174#define CONFIG_BOOTP_HOSTNAME 1
175
176
177
178
179#define CONFIG_CMD_NAND 1
180
181
182#define CONFIG_NR_DRAM_BANKS 1
183#define PHYS_SDRAM 0x20000000
184#define PHYS_SDRAM_SIZE 0x04000000
185
186
187#define CONFIG_ATMEL_DATAFLASH_SPI
188#define CONFIG_HAS_DATAFLASH
189#define CONFIG_SYS_MAX_DATAFLASH_BANKS 1
190#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000
191#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS3 0xD0000000
192#define AT91_SPI_CLK 15000000
193#define DATAFLASH_TCSS (0x1a << 16)
194#define DATAFLASH_TCHS (0x1 << 24)
195
196
197#define CONFIG_NAND_ATMEL
198#define CONFIG_SYS_MAX_NAND_DEVICE 1
199#define CONFIG_SYS_NAND_BASE 0x40000000
200#define CONFIG_SYS_NAND_DBW_8 1
201
202#define CONFIG_SYS_NAND_MASK_ALE (1 << 22)
203
204#define CONFIG_SYS_NAND_MASK_CLE (1 << 21)
205#define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PC(14)
206#define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PA(16)
207
208
209#define CONFIG_SYS_FLASH_CFI 1
210#define CONFIG_FLASH_CFI_DRIVER 1
211#define PHYS_FLASH_1 0x10000000
212#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
213#define CONFIG_SYS_MAX_FLASH_SECT 256
214#define CONFIG_SYS_MAX_FLASH_BANKS 1
215
216
217#define CONFIG_DRIVER_DM9000 1
218#define CONFIG_DM9000_BASE 0x30000000
219#define DM9000_IO CONFIG_DM9000_BASE
220#define DM9000_DATA (CONFIG_DM9000_BASE + 4)
221#define CONFIG_DM9000_USE_16BIT 1
222#define CONFIG_NET_RETRY_COUNT 20
223#define CONFIG_RESET_PHY_R 1
224
225
226#define CONFIG_USB_ATMEL
227#define CONFIG_USB_ATMEL_CLK_SEL_PLLB
228#define CONFIG_USB_OHCI_NEW 1
229#define CONFIG_DOS_PARTITION 1
230#define CONFIG_SYS_USB_OHCI_CPU_INIT 1
231#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00500000
232#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9261"
233#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
234
235#define CONFIG_SYS_LOAD_ADDR 0x22000000
236
237#define CONFIG_SYS_MEMTEST_START PHYS_SDRAM
238#define CONFIG_SYS_MEMTEST_END 0x23e00000
239
240#undef CONFIG_SYS_USE_DATAFLASH_CS0
241#undef CONFIG_SYS_USE_NANDFLASH
242#define CONFIG_SYS_USE_FLASH 1
243
244#ifdef CONFIG_SYS_USE_DATAFLASH_CS0
245
246
247#define CONFIG_ENV_IS_IN_DATAFLASH 1
248#define CONFIG_SYS_MONITOR_BASE \
249 (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + 0x8400)
250#define CONFIG_ENV_OFFSET 0x4200
251#define CONFIG_ENV_ADDR \
252 (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + CONFIG_ENV_OFFSET)
253#define CONFIG_ENV_SIZE 0x4200
254#define CONFIG_BOOTCOMMAND "cp.b 0xC0042000 0x22000000 0x210000; bootm"
255#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
256 "root=/dev/mtdblock0 " \
257 "mtdparts=atmel_nand:-(root) " \
258 "rw rootfstype=jffs2"
259
260#elif defined(CONFIG_SYS_USE_NANDFLASH)
261
262
263#define CONFIG_ENV_IS_IN_NAND 1
264#define CONFIG_ENV_OFFSET 0x60000
265#define CONFIG_ENV_OFFSET_REDUND 0x80000
266#define CONFIG_ENV_SIZE 0x20000
267#define CONFIG_BOOTCOMMAND "nand read 0x22000000 0xA0000 0x200000; bootm"
268#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
269 "root=/dev/mtdblock5 " \
270 "mtdparts=atmel_nand:128k(bootstrap)ro," \
271 "256k(uboot)ro,128k(env1)ro," \
272 "128k(env2)ro,2M(linux),-(root) " \
273 "rw rootfstype=jffs2"
274
275#elif defined (CONFIG_SYS_USE_FLASH)
276
277#define CONFIG_ENV_IS_IN_FLASH 1
278#define CONFIG_ENV_OFFSET 0x40000
279#define CONFIG_ENV_SECT_SIZE 0x10000
280#define CONFIG_ENV_SIZE 0x10000
281#define CONFIG_ENV_OVERWRITE 1
282
283
284#define CONFIG_SYS_JFFS2_FIRST_BANK 0
285#define CONFIG_SYS_JFFS2_NUM_BANKS 1
286
287
288#define CONFIG_SYS_JFFS2_FIRST_SECTOR 11
289
290#define CONFIG_BOOTCOMMAND "run flashboot"
291
292#define MTDIDS_DEFAULT "nor0=physmap-flash.0,nand0=nand"
293#define MTDPARTS_DEFAULT \
294 "mtdparts=physmap-flash.0:" \
295 "256k(u-boot)ro," \
296 "64k(u-boot-env)ro," \
297 "1408k(kernel)," \
298 "-(rootfs);" \
299 "nand:-(nand)"
300
301#define CONFIG_CON_ROT "fbcon=rotate:3 "
302#define CONFIG_BOOTARGS "root=/dev/mtdblock4 rootfstype=jffs2 " CONFIG_CON_ROT
303
304#define CONFIG_EXTRA_ENV_SETTINGS \
305 "mtdids=" MTDIDS_DEFAULT "\0" \
306 "mtdparts=" MTDPARTS_DEFAULT "\0" \
307 "partition=nand0,0\0" \
308 "ramargs=setenv bootargs $(bootargs) $(mtdparts)\0" \
309 "nfsargs=setenv bootargs root=/dev/nfs rw " \
310 CONFIG_CON_ROT \
311 "nfsroot=$(serverip):$(rootpath) $(mtdparts)\0" \
312 "addip=setenv bootargs $(bootargs) " \
313 "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask)"\
314 ":$(hostname):eth0:off\0" \
315 "ramboot=tftpboot 0x22000000 vmImage;" \
316 "run ramargs;run addip;bootm 22000000\0" \
317 "nfsboot=tftpboot 0x22000000 vmImage;" \
318 "run nfsargs;run addip;bootm 22000000\0" \
319 "flashboot=run ramargs;run addip;bootm 0x10050000\0" \
320 ""
321#else
322#error "Undefined memory device"
323#endif
324
325#define CONFIG_BAUDRATE 115200
326
327#define CONFIG_SYS_CBSIZE 256
328#define CONFIG_SYS_MAXARGS 16
329#define CONFIG_SYS_PBSIZE \
330 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
331#define CONFIG_SYS_LONGHELP 1
332#define CONFIG_CMDLINE_EDITING 1
333
334
335
336
337#define CONFIG_SYS_MALLOC_LEN \
338 ROUND(3 * CONFIG_ENV_SIZE + 128 * 1024, 0x1000)
339
340#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
341#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x1000 - \
342 GENERATED_GBL_DATA_SIZE)
343
344#endif
345