1
2
3
4
5
6
7
8
9
10
11
12
13
14
15#ifndef __CONFIG_H
16#define __CONFIG_H
17
18
19
20
21#define CONFIG_KILAUEA 1
22#define CONFIG_405EX 1
23#define CONFIG_SYS_CLK_FREQ 33333333
24
25#ifndef CONFIG_SYS_TEXT_BASE
26#define CONFIG_SYS_TEXT_BASE 0xFFFA0000
27#endif
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46#define CONFIG_HOSTNAME kilauea
47#include "amcc-common.h"
48
49#define CONFIG_MISC_INIT_R 1
50#define CONFIG_BOARD_TYPES
51#define CONFIG_BOARD_EMAC_COUNT
52
53
54
55
56
57#define CONFIG_SYS_FLASH_BASE 0xFC000000
58#define CONFIG_SYS_NAND_ADDR 0xF8000000
59#define CONFIG_SYS_FPGA_BASE 0xF0000000
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83#define CONFIG_SYS_INIT_DCACHE_CS 4
84
85#if defined(CONFIG_SYS_INIT_DCACHE_CS)
86#define CONFIG_SYS_INIT_RAM_ADDR (CONFIG_SYS_SDRAM_BASE + ( 1 << 30))
87#else
88#define CONFIG_SYS_INIT_RAM_ADDR (CONFIG_SYS_SDRAM_BASE + (32 << 20))
89#endif
90
91#define CONFIG_SYS_INIT_RAM_SIZE (4 << 10)
92#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
93
94
95
96
97
98
99
100
101
102#if defined(CONFIG_SYS_INIT_DCACHE_CS)
103# define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
104# define CONFIG_SYS_POST_WORD_ADDR (CONFIG_SYS_PERIPHERAL_BASE + GPT0_COMP6)
105#else
106# define CONFIG_SYS_INIT_EXTRA_SIZE 16
107# define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET - CONFIG_SYS_INIT_EXTRA_SIZE)
108# define CONFIG_SYS_OCM_DATA_ADDR CONFIG_SYS_INIT_RAM_ADDR
109#endif
110
111
112
113
114#define CONFIG_SYS_EXT_SERIAL_CLOCK 11059200
115#define CONFIG_CONS_INDEX 1
116
117
118
119
120#define CONFIG_ENV_IS_IN_FLASH 1
121
122
123
124
125#define CONFIG_SYS_FLASH_CFI
126#define CONFIG_FLASH_CFI_DRIVER
127
128#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE}
129#define CONFIG_SYS_MAX_FLASH_BANKS 1
130#define CONFIG_SYS_MAX_FLASH_SECT 512
131
132#define CONFIG_SYS_FLASH_ERASE_TOUT 120000
133#define CONFIG_SYS_FLASH_WRITE_TOUT 500
134
135#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
136#define CONFIG_SYS_FLASH_EMPTY_INFO
137
138#ifdef CONFIG_ENV_IS_IN_FLASH
139#define CONFIG_ENV_SECT_SIZE 0x20000
140#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE-CONFIG_ENV_SECT_SIZE)
141#define CONFIG_ENV_SIZE 0x4000
142
143
144#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
145#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
146#endif
147
148
149
150
151#define CONFIG_SYS_MAX_NAND_DEVICE 1
152#define CONFIG_SYS_NAND_BASE (CONFIG_SYS_NAND_ADDR + CONFIG_SYS_NAND_CS)
153#define CONFIG_SYS_NAND_SELECT_DEVICE 1
154
155
156
157
158#define CONFIG_SYS_MBYTES_SDRAM (256)
159
160
161
162
163
164
165
166
167
168
169
170
171
172#define CONFIG_PPC4xx_DDR_AUTOCALIBRATION
173#define DEBUG_PPC4xx_DDR_AUTOCALIBRATION
174#undef CONFIG_PPC4xx_DDR_METHOD_A
175
176#define CONFIG_SYS_SDRAM0_MB0CF_BASE (( 0 << 20) + CONFIG_SYS_SDRAM_BASE)
177
178
179#define CONFIG_SYS_SDRAM0_MB0CF ((CONFIG_SYS_SDRAM0_MB0CF_BASE >> 3) | \
180 SDRAM_RXBAS_SDSZ_256MB | \
181 SDRAM_RXBAS_SDAM_MODE7 | \
182 SDRAM_RXBAS_SDBE_ENABLE)
183#define CONFIG_SYS_SDRAM0_MB1CF SDRAM_RXBAS_SDBE_DISABLE
184#define CONFIG_SYS_SDRAM0_MB2CF SDRAM_RXBAS_SDBE_DISABLE
185#define CONFIG_SYS_SDRAM0_MB3CF SDRAM_RXBAS_SDBE_DISABLE
186#define CONFIG_SYS_SDRAM0_MCOPT1 (SDRAM_MCOPT1_PMU_OPEN | \
187 SDRAM_MCOPT1_8_BANKS | \
188 SDRAM_MCOPT1_DDR2_TYPE | \
189 SDRAM_MCOPT1_QDEP | \
190 SDRAM_MCOPT1_DCOO_DISABLED)
191#define CONFIG_SYS_SDRAM0_MCOPT2 0x00000000
192#define CONFIG_SYS_SDRAM0_MODT0 (SDRAM_MODT_EB0W_ENABLE | \
193 SDRAM_MODT_EB0R_ENABLE)
194#define CONFIG_SYS_SDRAM0_MODT1 0x00000000
195#define CONFIG_SYS_SDRAM0_CODT (SDRAM_CODT_RK0R_ON | \
196 SDRAM_CODT_CKLZ_36OHM | \
197 SDRAM_CODT_DQS_1_8_V_DDR2 | \
198 SDRAM_CODT_IO_NMODE)
199#define CONFIG_SYS_SDRAM0_RTR SDRAM_RTR_RINT_ENCODE(1560)
200#define CONFIG_SYS_SDRAM0_INITPLR0 (SDRAM_INITPLR_ENABLE | \
201 SDRAM_INITPLR_IMWT_ENCODE(80) | \
202 SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_NOP))
203#define CONFIG_SYS_SDRAM0_INITPLR1 (SDRAM_INITPLR_ENABLE | \
204 SDRAM_INITPLR_IMWT_ENCODE(3) | \
205 SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_PRECHARGE) | \
206 SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_MR) | \
207 SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_PRECHARGE_ALL))
208#define CONFIG_SYS_SDRAM0_INITPLR2 (SDRAM_INITPLR_ENABLE | \
209 SDRAM_INITPLR_IMWT_ENCODE(2) | \
210 SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_EMR) | \
211 SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_EMR2) | \
212 SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_EMR2_TEMP_COMMERCIAL))
213#define CONFIG_SYS_SDRAM0_INITPLR3 (SDRAM_INITPLR_ENABLE | \
214 SDRAM_INITPLR_IMWT_ENCODE(2) | \
215 SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_EMR) | \
216 SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_EMR3) | \
217 SDRAM_INITPLR_IMA_ENCODE(0))
218#define CONFIG_SYS_SDRAM0_INITPLR4 (SDRAM_INITPLR_ENABLE | \
219 SDRAM_INITPLR_IMWT_ENCODE(2) | \
220 SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_EMR) | \
221 SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_EMR) | \
222 SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_EMR_DQS_DISABLE | \
223 JEDEC_MA_EMR_RTT_75OHM))
224#define CONFIG_SYS_SDRAM0_INITPLR5 (SDRAM_INITPLR_ENABLE | \
225 SDRAM_INITPLR_IMWT_ENCODE(2) | \
226 SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_EMR) | \
227 SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_MR) | \
228 SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_MR_WR_DDR2_3_CYC | \
229 JEDEC_MA_MR_CL_DDR2_4_0_CLK | \
230 JEDEC_MA_MR_BLEN_4 | \
231 JEDEC_MA_MR_DLL_RESET))
232#define CONFIG_SYS_SDRAM0_INITPLR6 (SDRAM_INITPLR_ENABLE | \
233 SDRAM_INITPLR_IMWT_ENCODE(3) | \
234 SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_PRECHARGE) | \
235 SDRAM_INITPLR_IBA_ENCODE(0x0) | \
236 SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_PRECHARGE_ALL))
237#define CONFIG_SYS_SDRAM0_INITPLR7 (SDRAM_INITPLR_ENABLE | \
238 SDRAM_INITPLR_IMWT_ENCODE(26) | \
239 SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_REFRESH))
240#define CONFIG_SYS_SDRAM0_INITPLR8 (SDRAM_INITPLR_ENABLE | \
241 SDRAM_INITPLR_IMWT_ENCODE(26) | \
242 SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_REFRESH))
243#define CONFIG_SYS_SDRAM0_INITPLR9 (SDRAM_INITPLR_ENABLE | \
244 SDRAM_INITPLR_IMWT_ENCODE(26) | \
245 SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_REFRESH))
246#define CONFIG_SYS_SDRAM0_INITPLR10 (SDRAM_INITPLR_ENABLE | \
247 SDRAM_INITPLR_IMWT_ENCODE(26) | \
248 SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_REFRESH))
249#define CONFIG_SYS_SDRAM0_INITPLR11 (SDRAM_INITPLR_ENABLE | \
250 SDRAM_INITPLR_IMWT_ENCODE(2) | \
251 SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_EMR) | \
252 SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_MR) | \
253 SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_MR_WR_DDR2_3_CYC | \
254 JEDEC_MA_MR_CL_DDR2_4_0_CLK | \
255 JEDEC_MA_MR_BLEN_4))
256#define CONFIG_SYS_SDRAM0_INITPLR12 (SDRAM_INITPLR_ENABLE | \
257 SDRAM_INITPLR_IMWT_ENCODE(2) | \
258 SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_EMR) | \
259 SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_EMR) | \
260 SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_EMR_OCD_ENTER | \
261 JEDEC_MA_EMR_RDQS_DISABLE | \
262 JEDEC_MA_EMR_DQS_DISABLE | \
263 JEDEC_MA_EMR_RTT_DISABLED | \
264 JEDEC_MA_EMR_ODS_NORMAL))
265#define CONFIG_SYS_SDRAM0_INITPLR13 (SDRAM_INITPLR_ENABLE | \
266 SDRAM_INITPLR_IMWT_ENCODE(2) | \
267 SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_EMR) | \
268 SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_EMR) | \
269 SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_EMR_OCD_EXIT | \
270 JEDEC_MA_EMR_RDQS_DISABLE | \
271 JEDEC_MA_EMR_DQS_DISABLE | \
272 JEDEC_MA_EMR_RTT_DISABLED | \
273 JEDEC_MA_EMR_ODS_NORMAL))
274#define CONFIG_SYS_SDRAM0_INITPLR14 (SDRAM_INITPLR_DISABLE)
275#define CONFIG_SYS_SDRAM0_INITPLR15 (SDRAM_INITPLR_DISABLE)
276#define CONFIG_SYS_SDRAM0_RQDC (SDRAM_RQDC_RQDE_ENABLE | \
277 SDRAM_RQDC_RQFD_ENCODE(56))
278#define CONFIG_SYS_SDRAM0_RFDC SDRAM_RFDC_RFFD_ENCODE(521)
279#define CONFIG_SYS_SDRAM0_RDCC (SDRAM_RDCC_RDSS_T2)
280#define CONFIG_SYS_SDRAM0_DLCR (SDRAM_DLCR_DCLM_AUTO | \
281 SDRAM_DLCR_DLCS_CONT_DONE | \
282 SDRAM_DLCR_DLCV_ENCODE(165))
283#define CONFIG_SYS_SDRAM0_CLKTR (SDRAM_CLKTR_CLKP_180_DEG_ADV)
284#define CONFIG_SYS_SDRAM0_WRDTR 0x00000000
285#define CONFIG_SYS_SDRAM0_SDTR1 (SDRAM_SDTR1_LDOF_2_CLK | \
286 SDRAM_SDTR1_RTW_2_CLK | \
287 SDRAM_SDTR1_RTRO_1_CLK)
288#define CONFIG_SYS_SDRAM0_SDTR2 (SDRAM_SDTR2_RCD_3_CLK | \
289 SDRAM_SDTR2_WTR_2_CLK | \
290 SDRAM_SDTR2_XSNR_32_CLK | \
291 SDRAM_SDTR2_WPC_4_CLK | \
292 SDRAM_SDTR2_RPC_2_CLK | \
293 SDRAM_SDTR2_RP_3_CLK | \
294 SDRAM_SDTR2_RRD_2_CLK)
295#define CONFIG_SYS_SDRAM0_SDTR3 (SDRAM_SDTR3_RAS_ENCODE(8) | \
296 SDRAM_SDTR3_RC_ENCODE(11) | \
297 SDRAM_SDTR3_XCS | \
298 SDRAM_SDTR3_RFC_ENCODE(26))
299#define CONFIG_SYS_SDRAM0_MMODE (SDRAM_MMODE_WR_DDR2_3_CYC | \
300 SDRAM_MMODE_DCL_DDR2_4_0_CLK | \
301 SDRAM_MMODE_BLEN_4)
302#define CONFIG_SYS_SDRAM0_MEMODE (SDRAM_MEMODE_DQS_DISABLE | \
303 SDRAM_MEMODE_RTT_75OHM)
304
305
306
307
308#define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000
309
310#define CONFIG_SYS_I2C_EEPROM_ADDR 0x52
311#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
312#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
313#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
314
315
316#define CONFIG_4xx_CONFIG_I2C_EEPROM_ADDR 0x52
317#define CONFIG_4xx_CONFIG_I2C_EEPROM_OFFSET 0
318#define CONFIG_4xx_CONFIG_BLOCKSIZE 16
319
320
321#define CONFIG_DTT_DS1775 1
322#define CONFIG_DTT_SENSORS { 0 }
323#define CONFIG_SYS_I2C_DTT_ADDR 0x48
324
325
326#define CONFIG_RTC_DS1338 1
327#define CONFIG_SYS_I2C_RTC_ADDR 0x68
328
329
330
331
332#define CONFIG_M88E1111_PHY 1
333#define CONFIG_IBM_EMAC4_V4 1
334#define CONFIG_EMAC_PHY_MODE EMAC_PHY_MODE_RGMII_RGMII
335#define CONFIG_PHY_ADDR 1
336
337#define CONFIG_PHY_RESET 1
338#define CONFIG_PHY_GIGE 1
339
340#define CONFIG_HAS_ETH0 1
341
342#define CONFIG_HAS_ETH1 1
343#define CONFIG_PHY1_ADDR 2
344
345
346#define CONFIG_AUTOCALIB "silent\0"
347
348
349
350
351#define CONFIG_EXTRA_ENV_SETTINGS \
352 CONFIG_AMCC_DEF_ENV \
353 CONFIG_AMCC_DEF_ENV_POWERPC \
354 CONFIG_AMCC_DEF_ENV_PPC_OLD \
355 CONFIG_AMCC_DEF_ENV_NOR_UPD \
356 "logversion=2\0" \
357 "kernel_addr=fc000000\0" \
358 "fdt_addr=fc1e0000\0" \
359 "ramdisk_addr=fc200000\0" \
360 "pciconfighost=1\0" \
361 "pcie_mode=RP:RP\0" \
362 ""
363
364
365
366
367#define CONFIG_CMD_CHIP_CONFIG
368#define CONFIG_CMD_DATE
369#define CONFIG_CMD_NAND
370#define CONFIG_CMD_PCI
371
372#define CONFIG_SYS_POST_MEMORY_ON CONFIG_SYS_POST_MEMORY
373
374
375#define CONFIG_POST (CONFIG_SYS_POST_CACHE | \
376 CONFIG_SYS_POST_CPU | \
377 CONFIG_SYS_POST_ETHER | \
378 CONFIG_SYS_POST_I2C | \
379 CONFIG_SYS_POST_MEMORY_ON | \
380 CONFIG_SYS_POST_UART)
381
382
383#define CONFIG_SYS_POST_UART_TABLE { CONFIG_SYS_NS16550_COM1, \
384 CONFIG_SYS_NS16550_COM2 }
385
386#define CONFIG_LOGBUFFER
387#define CONFIG_SYS_POST_CACHE_ADDR 0x00800000
388
389
390
391
392#define CONFIG_PCI_INDIRECT_BRIDGE
393#define CONFIG_PCI_SCAN_SHOW 1
394#define CONFIG_PCI_CONFIG_HOST_BRIDGE
395
396
397
398
399#define CONFIG_SYS_PCIE_MEMBASE 0x90000000
400#define CONFIG_SYS_PCIE_MEMSIZE 0x08000000
401
402#define CONFIG_SYS_PCIE0_CFGBASE 0xa0000000
403#define CONFIG_SYS_PCIE0_XCFGBASE 0xb0000000
404#define CONFIG_SYS_PCIE0_CFGMASK 0xe0000001
405
406#define CONFIG_SYS_PCIE1_CFGBASE 0xc0000000
407#define CONFIG_SYS_PCIE1_XCFGBASE 0xd0000000
408#define CONFIG_SYS_PCIE1_CFGMASK 0xe0000001
409
410#define CONFIG_SYS_PCIE0_UTLBASE 0xef502000
411#define CONFIG_SYS_PCIE1_UTLBASE 0xef503000
412
413
414#define CONFIG_SYS_PCIE_INBOUND_BASE 0x0000000000000000ULL
415
416
417
418
419#define CONFIG_SYS_NAND_CS 1
420
421
422#define CONFIG_SYS_EBC_PB0AP 0x05806500
423#define CONFIG_SYS_EBC_PB0CR 0xFC0DA000
424
425
426#define CONFIG_SYS_EBC_PB1AP 0x018003c0
427#define CONFIG_SYS_EBC_PB1CR (CONFIG_SYS_NAND_ADDR | 0x1e000)
428
429
430#define CONFIG_SYS_EBC_PB2AP (EBC_BXAP_BME_ENABLED | \
431 EBC_BXAP_FWT_ENCODE(6) | \
432 EBC_BXAP_BWT_ENCODE(1) | \
433 EBC_BXAP_BCE_DISABLE | \
434 EBC_BXAP_BCT_2TRANS | \
435 EBC_BXAP_CSN_ENCODE(0) | \
436 EBC_BXAP_OEN_ENCODE(0) | \
437 EBC_BXAP_WBN_ENCODE(3) | \
438 EBC_BXAP_WBF_ENCODE(1) | \
439 EBC_BXAP_TH_ENCODE(4) | \
440 EBC_BXAP_RE_DISABLED | \
441 EBC_BXAP_SOR_DELAYED | \
442 EBC_BXAP_BEM_WRITEONLY | \
443 EBC_BXAP_PEN_DISABLED)
444#define CONFIG_SYS_EBC_PB2CR (CONFIG_SYS_FPGA_BASE | 0x18000)
445
446#define CONFIG_SYS_EBC_CFG 0x7FC00000
447
448
449
450
451#define CONFIG_SYS_4xx_GPIO_TABLE { \
452{ \
453 \
454{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
455{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
456{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
457{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
458{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
459{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
460{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
461{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
462{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
463{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
464{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
465{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_0}, \
466{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
467{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
468{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
469{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
470{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_0}, \
471{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_0}, \
472{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_0}, \
473{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
474{GPIO0_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_0}, \
475{GPIO0_BASE, GPIO_IN, GPIO_ALT2, GPIO_OUT_0}, \
476{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
477{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
478{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
479{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
480{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
481{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
482{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
483{GPIO0_BASE, GPIO_IN, GPIO_ALT2, GPIO_OUT_0}, \
484{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
485{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
486} \
487}
488
489
490
491
492#define CONFIG_SYS_FPGA_REG_BASE CONFIG_SYS_FPGA_BASE
493#define CONFIG_SYS_FPGA_FIFO_BASE (CONFIG_SYS_FPGA_BASE | (1 << 10))
494
495
496#define CONFIG_SYS_FPGA_SLIC0_R_DPRAM_INT 0x80000000
497#define CONFIG_SYS_FPGA_SLIC0_W_DPRAM_INT 0x40000000
498#define CONFIG_SYS_FPGA_SLIC1_R_DPRAM_INT 0x20000000
499#define CONFIG_SYS_FPGA_SLIC1_W_DPRAM_INT 0x10000000
500#define CONFIG_SYS_FPGA_PHY0_INT 0x08000000
501#define CONFIG_SYS_FPGA_PHY1_INT 0x04000000
502#define CONFIG_SYS_FPGA_SLIC0_INT 0x02000000
503#define CONFIG_SYS_FPGA_SLIC1_INT 0x01000000
504
505
506
507#define CONFIG_SYS_FPGA_DPRAM_R_INT_LINE 0x00400000
508#define CONFIG_SYS_FPGA_DPRAM_W_INT_LINE 0x00100000
509#define CONFIG_SYS_FPGA_DPRAM_RW_TYPE 0x00080000
510#define CONFIG_SYS_FPGA_DPRAM_RST 0x00040000
511#define CONFIG_SYS_FPGA_UART0_FO 0x00020000
512#define CONFIG_SYS_FPGA_UART1_FO 0x00010000
513
514
515#define CONFIG_SYS_FPGA_CHIPSIDE_LOOPBACK 0x00004000
516#define CONFIG_SYS_FPGA_LINESIDE_LOOPBACK 0x00008000
517#define CONFIG_SYS_FPGA_SLIC0_ENABLE 0x00002000
518#define CONFIG_SYS_FPGA_SLIC1_ENABLE 0x00001000
519#define CONFIG_SYS_FPGA_SLIC0_CS 0x00000800
520#define CONFIG_SYS_FPGA_SLIC1_CS 0x00000400
521#define CONFIG_SYS_FPGA_USER_LED0 0x00000200
522#define CONFIG_SYS_FPGA_USER_LED1 0x00000100
523
524#define CONFIG_SYS_FPGA_MAGIC_MASK 0xffff0000
525#define CONFIG_SYS_FPGA_MAGIC 0xabcd0000
526#define CONFIG_SYS_FPGA_VER_MASK 0x0000ff00
527
528#endif
529